aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/guado/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/guado/romstage.c')
-rw-r--r--src/mainboard/google/guado/romstage.c64
1 files changed, 64 insertions, 0 deletions
diff --git a/src/mainboard/google/guado/romstage.c b/src/mainboard/google/guado/romstage.c
new file mode 100644
index 0000000000..24acc807e4
--- /dev/null
+++ b/src/mainboard/google/guado/romstage.c
@@ -0,0 +1,64 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007-2010 coresystems GmbH
+ * Copyright (C) 2014 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <cbfs.h>
+#include <console/console.h>
+#include <string.h>
+#include <ec/google/chromeec/ec.h>
+#include <soc/gpio.h>
+#include <soc/pei_data.h>
+#include <soc/pei_wrapper.h>
+#include <soc/romstage.h>
+#include <mainboard/google/guado/spd/spd.h>
+#include <superio/ite/common/ite.h>
+#include <superio/ite/it8772f/it8772f.h>
+#include "gpio.h"
+#include "onboard.h"
+
+
+void mainboard_romstage_entry(struct romstage_params *rp)
+{
+ struct pei_data pei_data;
+
+ post_code(0x32);
+
+ /* Initialize GPIOs */
+ init_gpios(mainboard_gpio_config);
+
+ /* Fill out PEI DATA */
+ memset(&pei_data, 0, sizeof(pei_data));
+ mainboard_fill_pei_data(&pei_data);
+ mainboard_fill_spd_data(&pei_data);
+ rp->pei_data = &pei_data;
+
+ /* Call into the real romstage main with this board's attributes. */
+ romstage_common(rp);
+}
+
+void mainboard_pre_console_init(void)
+{
+ /* Early SuperIO setup */
+ ite_kill_watchdog(IT8772F_GPIO_DEV);
+ it8772f_ac_resume_southbridge(IT8772F_DUMMY_DEV);
+ ite_enable_serial(IT8772F_SERIAL_DEV, CONFIG_TTYS0_BASE);
+
+ /* Turn On GPIO10.LED */
+ it8772f_gpio_led(IT8772F_GPIO_DEV, 1 /* set */, 0x01 /* select */,
+ 0x00 /* polarity: non-inverting */, 0x00 /* 0=pulldown */,
+ 0x01 /* output */, 0x01 /* 1=Simple IO function */,
+ SIO_GPIO_BLINK_GPIO10, IT8772F_GPIO_BLINK_FREQUENCY_1_HZ);
+
+}