summaryrefslogtreecommitdiff
path: root/src/mainboard/google/brya/variants/moli/overridetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/brya/variants/moli/overridetree.cb')
-rw-r--r--src/mainboard/google/brya/variants/moli/overridetree.cb12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/mainboard/google/brya/variants/moli/overridetree.cb b/src/mainboard/google/brya/variants/moli/overridetree.cb
index cad69bb95f..e636540033 100644
--- a/src/mainboard/google/brya/variants/moli/overridetree.cb
+++ b/src/mainboard/google/brya/variants/moli/overridetree.cb
@@ -38,13 +38,13 @@ chip soc/intel/alderlake
register "tcss_ports[3]" = "TCSS_PORT_EMPTY" # Disable TCP3
# Bitmap for Wake Enable on USB attach/detach
- register "usb2_wake_enable_bitmap" = "USB_PORT_WAKE_ENABLE(4) | \
- USB_PORT_WAKE_ENABLE(6) | \
- USB_PORT_WAKE_ENABLE(7) | \
+ register "usb2_wake_enable_bitmap" = "USB_PORT_WAKE_ENABLE(4) |
+ USB_PORT_WAKE_ENABLE(6) |
+ USB_PORT_WAKE_ENABLE(7) |
USB_PORT_WAKE_ENABLE(8)"
- register "usb3_wake_enable_bitmap" = "USB_PORT_WAKE_ENABLE(1) | \
- USB_PORT_WAKE_ENABLE(2) | \
- USB_PORT_WAKE_ENABLE(3) | \
+ register "usb3_wake_enable_bitmap" = "USB_PORT_WAKE_ENABLE(1) |
+ USB_PORT_WAKE_ENABLE(2) |
+ USB_PORT_WAKE_ENABLE(3) |
USB_PORT_WAKE_ENABLE(4)"
register "tcc_offset" = "0" # TCC of 100C