summaryrefslogtreecommitdiff
path: root/src/mainboard/google/brya/variants/brya0/overridetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/brya/variants/brya0/overridetree.cb')
-rw-r--r--src/mainboard/google/brya/variants/brya0/overridetree.cb6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/brya0/overridetree.cb b/src/mainboard/google/brya/variants/brya0/overridetree.cb
index 9ef74787ad..9584b277b1 100644
--- a/src/mainboard/google/brya/variants/brya0/overridetree.cb
+++ b/src/mainboard/google/brya/variants/brya0/overridetree.cb
@@ -36,6 +36,12 @@ chip soc/intel/alderlake
register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC_SKIP)" # USB3/2 Type A MLB port
+ # FIVR configurations for brya are disabled since the board doesn't have V1p05 and Vnn
+ # bypass rails implemented.
+ register "ext_fivr_settings" = "{
+ .configure_ext_fivr = 1,
+ }"
+
device domain 0 on
device ref dtt on
chip drivers/intel/dptf