summaryrefslogtreecommitdiff
path: root/src/mainboard/google/brya/variants/baseboard/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/brya/variants/baseboard/devicetree.cb')
-rw-r--r--src/mainboard/google/brya/variants/baseboard/devicetree.cb6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/baseboard/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/devicetree.cb
index 4ef1da9bf9..6a15b9a240 100644
--- a/src/mainboard/google/brya/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/brya/variants/baseboard/devicetree.cb
@@ -71,6 +71,12 @@ chip soc/intel/alderlake
[PchSerialIoIndexUART2] = PchSerialIoDisabled,
}"
+ # HD Audio
+ register "PchHdaDspEnable" = "1"
+ register "PchHdaIDispLinkTmode" = "HDA_TMODE_8T"
+ register "PchHdaIDispLinkFrequency" = "HDA_LINKFREQ_96MHZ"
+ register "PchHdaIDispCodecEnable" = "1"
+
# Intel Common SoC Config
#+-------------------+---------------------------+
#| Field | Value |