aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/gigabyte/ma785gmt/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/gigabyte/ma785gmt/romstage.c')
-rw-r--r--src/mainboard/gigabyte/ma785gmt/romstage.c3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/mainboard/gigabyte/ma785gmt/romstage.c b/src/mainboard/gigabyte/ma785gmt/romstage.c
index f0585dbbb0..8f3f55d486 100644
--- a/src/mainboard/gigabyte/ma785gmt/romstage.c
+++ b/src/mainboard/gigabyte/ma785gmt/romstage.c
@@ -100,10 +100,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
it8718f_enable_serial(0, CONFIG_TTYS0_BASE);
it8718f_disable_reboot();
- uart_init();
-
console_init();
- printk(BIOS_DEBUG, "\n");
// dump_mem(CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE-0x200, CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE);