summaryrefslogtreecommitdiff
path: root/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb')
-rw-r--r--src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb b/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb
index f078cdf396..11a8749836 100644
--- a/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb
+++ b/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb
@@ -17,7 +17,7 @@ chip soc/intel/cannonlake
}"
# Enable Enhanced Intel SpeedStep
- register "eist_enable" = "1"
+ register "eist_enable" = "true"
# FSP Memory (soc/intel/cannonlake/romstage/fsp_params.c)
register "SaGv" = "SaGv_Enabled"