summaryrefslogtreecommitdiff
path: root/src/mainboard/asus
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/asus')
-rw-r--r--src/mainboard/asus/maximus_iv_gene-z/devicetree.cb2
-rw-r--r--src/mainboard/asus/p8h61-m_lx/devicetree.cb2
-rw-r--r--src/mainboard/asus/p8h61-m_pro/devicetree.cb2
-rw-r--r--src/mainboard/asus/p8z77-m_pro/devicetree.cb2
4 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/asus/maximus_iv_gene-z/devicetree.cb b/src/mainboard/asus/maximus_iv_gene-z/devicetree.cb
index 22b474d7ec..5860556efe 100644
--- a/src/mainboard/asus/maximus_iv_gene-z/devicetree.cb
+++ b/src/mainboard/asus/maximus_iv_gene-z/devicetree.cb
@@ -6,7 +6,7 @@ chip northbridge/intel/sandybridge
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
- device lapic 0x0 on end
+ device lapic 0 on end
device lapic 0xacac off end
end
end
diff --git a/src/mainboard/asus/p8h61-m_lx/devicetree.cb b/src/mainboard/asus/p8h61-m_lx/devicetree.cb
index 73671ee27f..276119051c 100644
--- a/src/mainboard/asus/p8h61-m_lx/devicetree.cb
+++ b/src/mainboard/asus/p8h61-m_lx/devicetree.cb
@@ -6,7 +6,7 @@ chip northbridge/intel/sandybridge
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
- device lapic 0x0 on end
+ device lapic 0 on end
device lapic 0xacac off end
end
end
diff --git a/src/mainboard/asus/p8h61-m_pro/devicetree.cb b/src/mainboard/asus/p8h61-m_pro/devicetree.cb
index 0491f87aa0..a0221fe761 100644
--- a/src/mainboard/asus/p8h61-m_pro/devicetree.cb
+++ b/src/mainboard/asus/p8h61-m_pro/devicetree.cb
@@ -6,7 +6,7 @@ chip northbridge/intel/sandybridge
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
- device lapic 0x0 on end
+ device lapic 0 on end
device lapic 0xacac off end
end
end
diff --git a/src/mainboard/asus/p8z77-m_pro/devicetree.cb b/src/mainboard/asus/p8z77-m_pro/devicetree.cb
index 1be594723e..a915499502 100644
--- a/src/mainboard/asus/p8z77-m_pro/devicetree.cb
+++ b/src/mainboard/asus/p8z77-m_pro/devicetree.cb
@@ -6,7 +6,7 @@ chip northbridge/intel/sandybridge
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
- device lapic 0x0 on end
+ device lapic 0 on end
device lapic 0xacac off end
end
end