aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/asrock/939a785gmh/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/asrock/939a785gmh/romstage.c')
-rw-r--r--src/mainboard/asrock/939a785gmh/romstage.c5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/mainboard/asrock/939a785gmh/romstage.c b/src/mainboard/asrock/939a785gmh/romstage.c
index ce79e0d204..25822d9e56 100644
--- a/src/mainboard/asrock/939a785gmh/romstage.c
+++ b/src/mainboard/asrock/939a785gmh/romstage.c
@@ -160,11 +160,6 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
w83627dhg_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
uart_init();
-#if CONFIG_USBDEBUG
- sb7xx_51xx_enable_usbdebug(CONFIG_USBDEBUG_DEFAULT_PORT);
- early_usbdebug_init();
-#endif
-
console_init();
/* Halt if there was a built in self test failure */