summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/onyx/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/amd/onyx/devicetree.cb')
-rw-r--r--src/mainboard/amd/onyx/devicetree.cb39
1 files changed, 39 insertions, 0 deletions
diff --git a/src/mainboard/amd/onyx/devicetree.cb b/src/mainboard/amd/onyx/devicetree.cb
index 2b37b761fd..04262e3785 100644
--- a/src/mainboard/amd/onyx/devicetree.cb
+++ b/src/mainboard/amd/onyx/devicetree.cb
@@ -1,5 +1,31 @@
chip soc/amd/genoa
+ # USB configuration
+ register "usb.xhci0_enable" = "1"
+ register "usb.xhci1_enable" = "1"
+ # OC pins
+ register "usb.usb2_oc_pins[0].port0" = "0x0"
+ register "usb.usb2_oc_pins[0].port1" = "0x1"
+ register "usb.usb2_oc_pins[0].port2" = "0x0"
+ register "usb.usb2_oc_pins[0].port3" = "0x1"
+
+ register "usb.usb2_oc_pins[1].port0" = "0x0"
+ register "usb.usb2_oc_pins[1].port1" = "0x1"
+
+ register "usb.usb3_oc_pins[0].port0" = "0x0"
+ register "usb.usb3_oc_pins[0].port1" = "0x1"
+ register "usb.usb3_oc_pins[0].port2" = "0x0"
+ register "usb.usb3_oc_pins[0].port3" = "0x1"
+ register "usb.usb3_oc_pins[1].port0" = "0x0"
+ register "usb.usb3_oc_pins[1].port1" = "0x1"
+
+ register "usb.polarity_cfg_low" = "true"
+
+ register "usb.usb3_force_gen1.port0" = "3"
+ register "usb.usb3_force_gen1.port1" = "3"
+ register "usb.usb3_force_gen1.port2" = "3"
+ register "usb.usb3_force_gen1.port3" = "3"
+
# eSPI configuration
register "common_config.espi_config" = "{
.std_io_decode_bitmap = ESPI_DECODE_IO_0x80_EN,
@@ -13,6 +39,19 @@ chip soc/amd/genoa
.flash_ch_en = 0,
}"
+ # PHY settings
+ register "usb.usb31_phy_enable" = "1"
+ register "usb.usb31_phy" = "{
+ {0x01, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
+ {0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
+ {0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
+ {0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05, 0x00},
+ {0x05, 0x01, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
+ {0x00, 0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
+ {0x00, 0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
+ {0x00, 0x05, 0x07, 0x00, 0x00, 0x07, 0x01, 0x05, 0x00, 0x05, 0x00, 0x05},
+ }"
+
device domain 0 on
end