aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/slot_1/Kconfig4
-rw-r--r--src/cpu/intel/socket_FC_PGA370/Kconfig11
-rw-r--r--src/cpu/intel/socket_PGA370/Kconfig4
-rw-r--r--src/cpu/intel/socket_mFCBGA479/Kconfig12
-rw-r--r--src/cpu/intel/socket_mPGA479M/Kconfig12
5 files changed, 41 insertions, 2 deletions
diff --git a/src/cpu/intel/slot_1/Kconfig b/src/cpu/intel/slot_1/Kconfig
index 57076d71cd..25bcbafe9b 100644
--- a/src/cpu/intel/slot_1/Kconfig
+++ b/src/cpu/intel/slot_1/Kconfig
@@ -30,6 +30,10 @@ config SLOT_SPECIFIC_OPTIONS # dummy
select CPU_INTEL_MODEL_6BX
select CPU_INTEL_MODEL_6XX
+config DCACHE_RAM_BASE
+ hex
+ default 0xcf000
+
config DCACHE_RAM_SIZE
hex
default 0x01000
diff --git a/src/cpu/intel/socket_FC_PGA370/Kconfig b/src/cpu/intel/socket_FC_PGA370/Kconfig
index f8ea0f96e8..91295b1517 100644
--- a/src/cpu/intel/socket_FC_PGA370/Kconfig
+++ b/src/cpu/intel/socket_FC_PGA370/Kconfig
@@ -24,7 +24,14 @@ config CPU_INTEL_SOCKET_FC_PGA370
select MMX
select SSE
+if CPU_INTEL_SOCKET_FC_PGA370
+
+config DCACHE_RAM_BASE
+ hex
+ default 0xc8000
+
config DCACHE_RAM_SIZE
hex
- default 0x8000
- depends on CPU_INTEL_SOCKET_FC_PGA370
+ default 0x08000
+
+endif
diff --git a/src/cpu/intel/socket_PGA370/Kconfig b/src/cpu/intel/socket_PGA370/Kconfig
index ea2de870c6..d3cf7248e6 100644
--- a/src/cpu/intel/socket_PGA370/Kconfig
+++ b/src/cpu/intel/socket_PGA370/Kconfig
@@ -30,6 +30,10 @@ config SSE2
bool
default n
+config DCACHE_RAM_BASE
+ hex
+ default 0xcf000
+
config DCACHE_RAM_SIZE
hex
default 0x01000
diff --git a/src/cpu/intel/socket_mFCBGA479/Kconfig b/src/cpu/intel/socket_mFCBGA479/Kconfig
index 5576623be0..74508549e3 100644
--- a/src/cpu/intel/socket_mFCBGA479/Kconfig
+++ b/src/cpu/intel/socket_mFCBGA479/Kconfig
@@ -3,3 +3,15 @@ config CPU_INTEL_SOCKET_MFCBGA479
select CPU_INTEL_MODEL_6BX
select MMX
select SSE
+
+if CPU_INTEL_SOCKET_MFCBGA479
+
+config DCACHE_RAM_BASE
+ hex
+ default 0xc8000
+
+config DCACHE_RAM_SIZE
+ hex
+ default 0x08000
+
+endif
diff --git a/src/cpu/intel/socket_mPGA479M/Kconfig b/src/cpu/intel/socket_mPGA479M/Kconfig
index 8598eaf5aa..ba6f7ea58a 100644
--- a/src/cpu/intel/socket_mPGA479M/Kconfig
+++ b/src/cpu/intel/socket_mPGA479M/Kconfig
@@ -6,3 +6,15 @@ config CPU_INTEL_SOCKET_MPGA479M
select CPU_INTEL_MODEL_F2X
select MMX
select SSE
+
+if CPU_INTEL_SOCKET_MPGA479M
+
+config DCACHE_RAM_BASE
+ hex
+ default 0xc8000
+
+config DCACHE_RAM_SIZE
+ hex
+ default 0x08000
+
+endif