aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_6ex/model_6ex_init.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel/model_6ex/model_6ex_init.c')
-rw-r--r--src/cpu/intel/model_6ex/model_6ex_init.c12
1 files changed, 1 insertions, 11 deletions
diff --git a/src/cpu/intel/model_6ex/model_6ex_init.c b/src/cpu/intel/model_6ex/model_6ex_init.c
index e9c63da16f..4dc642a61e 100644
--- a/src/cpu/intel/model_6ex/model_6ex_init.c
+++ b/src/cpu/intel/model_6ex/model_6ex_init.c
@@ -33,16 +33,6 @@
#include <cpu/x86/cache.h>
#include <cpu/x86/name.h>
-static const uint32_t microcode_updates[] = {
- #include "microcode-1624-m206e839.h"
- #include "microcode-1729-m206ec54.h"
- #include "microcode-1869-m806ec59.h"
- /* Dummy terminator */
- 0x0, 0x0, 0x0, 0x0,
- 0x0, 0x0, 0x0, 0x0,
- 0x0, 0x0, 0x0, 0x0,
- 0x0, 0x0, 0x0, 0x0,
-};
#define IA32_FEATURE_CONTROL 0x003a
@@ -160,7 +150,7 @@ static void model_6ex_init(device_t cpu)
x86_enable_cache();
/* Update the microcode */
- intel_update_microcode(microcode_updates);
+ intel_update_microcode_from_cbfs();
/* Print processor name */
fill_processor_name(processor_name);