aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/geode_lx/cache_as_ram.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/amd/geode_lx/cache_as_ram.inc')
-rw-r--r--src/cpu/amd/geode_lx/cache_as_ram.inc11
1 files changed, 5 insertions, 6 deletions
diff --git a/src/cpu/amd/geode_lx/cache_as_ram.inc b/src/cpu/amd/geode_lx/cache_as_ram.inc
index db95deefb3..73281a3fba 100644
--- a/src/cpu/amd/geode_lx/cache_as_ram.inc
+++ b/src/cpu/amd/geode_lx/cache_as_ram.inc
@@ -25,15 +25,14 @@
#define LX_CACHEWAY_SIZE (LX_NUM_CACHELINES * LX_CACHELINE_SIZE)
#define CR0_CD 0x40000000 /* bit 30 = Cache Disable */
#define CR0_NW 0x20000000 /* bit 29 = Not Write Through */
+
#include <cpu/amd/lxdef.h>
#include <cpu/x86/post_code.h>
-/***************************************************************************
-/**
-/** DCacheSetup
-/**
-/** Setup data cache for use as RAM for a stack.
+
/**
-/***************************************************************************/
+ * DCacheSetup
+ * Setup data cache for use as RAM for a stack.
+ */
DCacheSetup:
/* Save the BIST result */
movl %eax, %ebx