aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa/cache_as_ram.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/amd/agesa/cache_as_ram.inc')
-rw-r--r--src/cpu/amd/agesa/cache_as_ram.inc9
1 files changed, 7 insertions, 2 deletions
diff --git a/src/cpu/amd/agesa/cache_as_ram.inc b/src/cpu/amd/agesa/cache_as_ram.inc
index c0a69ec74a..b7619ff58a 100644
--- a/src/cpu/amd/agesa/cache_as_ram.inc
+++ b/src/cpu/amd/agesa/cache_as_ram.inc
@@ -108,19 +108,24 @@ cache_as_ram_setup:
# use call far to switch to 64-bit code segment
ljmp $0x18, $1f
1:
+
+ .code64
+
+ call early_all_cores
+
/* Pass the cpu_init_detected */
cvtsd2si %xmm1, %esi
/* Pass the BIST result */
cvtsd2si %xmm0, %edi
-
- .code64
call cache_as_ram_main
.code32
#else
+ call early_all_cores
+
/* Restore the BIST result */
cvtsd2si %xmm0, %edx