summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/mainboard/msi/ms7d25/mainboard.c3
-rw-r--r--src/mainboard/msi/ms7d25/romstage_fsp_params.c2
2 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/msi/ms7d25/mainboard.c b/src/mainboard/msi/ms7d25/mainboard.c
index ee781d5856..7e865331ef 100644
--- a/src/mainboard/msi/ms7d25/mainboard.c
+++ b/src/mainboard/msi/ms7d25/mainboard.c
@@ -78,6 +78,9 @@ void mainboard_silicon_init_params(FSP_S_CONFIG *params)
params->PcieRpFunctionSwap = 0;
params->CpuPcieRpFunctionSwap = 0;
+ params->PchLegacyIoLowLatency = 1;
+ params->PchDmiAspmCtrl = 0;
+
params->CpuPcieRpPmSci[0] = 1; // M2_1
params->CpuPcieRpPmSci[1] = 1; // PCI_E1
params->PcieRpPmSci[0] = 1; // PCI_E2
diff --git a/src/mainboard/msi/ms7d25/romstage_fsp_params.c b/src/mainboard/msi/ms7d25/romstage_fsp_params.c
index b9b8206b83..833ff1ac97 100644
--- a/src/mainboard/msi/ms7d25/romstage_fsp_params.c
+++ b/src/mainboard/msi/ms7d25/romstage_fsp_params.c
@@ -55,6 +55,8 @@ void mainboard_memory_init_params(FSPM_UPD *memupd)
memupd->FspmConfig.CpuPcieRpClockReqMsgEnable[1] = 1;
memupd->FspmConfig.CpuPcieRpClockReqMsgEnable[2] = 0;
memupd->FspmConfig.DmiMaxLinkSpeed = 4; // Gen4 speed, undocumented
+ memupd->FspmConfig.DmiAspm = 0;
+ memupd->FspmConfig.DmiAspmCtrl = 0;
memupd->FspmConfig.SkipExtGfxScan = 0;
memupd->FspmConfig.PchHdaSdiEnable[0] = 1;