summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/mainboard/google/rex/variants/baseboard/ovis/devicetree.cb3
-rw-r--r--src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb3
-rw-r--r--src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb4
3 files changed, 10 insertions, 0 deletions
diff --git a/src/mainboard/google/rex/variants/baseboard/ovis/devicetree.cb b/src/mainboard/google/rex/variants/baseboard/ovis/devicetree.cb
index 4297c8714a..25befb4dd4 100644
--- a/src/mainboard/google/rex/variants/baseboard/ovis/devicetree.cb
+++ b/src/mainboard/google/rex/variants/baseboard/ovis/devicetree.cb
@@ -33,6 +33,9 @@ chip soc/intel/meteorlake
# S0ix enable
register "s0ix_enable" = "1"
+ # Enable Energy Reporting
+ register "pch_pm_energy_report_enable" = "1"
+
# DPTF enable
register "dptf_enable" = "1"
diff --git a/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb b/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
index 1b37784bcd..57a5288261 100644
--- a/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
+++ b/src/mainboard/google/rex/variants/baseboard/rex/devicetree.cb
@@ -33,6 +33,9 @@ chip soc/intel/meteorlake
# S0ix enable
register "s0ix_enable" = "1"
+ # Enable Energy Reporting
+ register "pch_pm_energy_report_enable" = "1"
+
# DPTF enable
register "dptf_enable" = "1"
diff --git a/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb b/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb
index b7ce90daeb..f8f61a5611 100644
--- a/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb
+++ b/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb
@@ -52,6 +52,9 @@ chip soc/intel/meteorlake
# Enable S0ix
register "s0ix_enable" = "1"
+ # Enable energy reporting
+ register "pch_pm_energy_report_enable" = "1"
+
# Enable EDP in PortA
register "ddi_port_A_config" = "1"
# Enable HDMI in Port B
@@ -334,6 +337,7 @@ chip soc/intel/meteorlake
.flags = PCIE_RP_CLK_REQ_DETECT | PCIE_RP_LTR | PCIE_RP_AER,
}"
end # PCIE11 SSD Gen4
+ device ref ioe_shared_sram on end
device ref xhci on
chip drivers/usb/acpi
device ref xhci_root_hub on