summaryrefslogtreecommitdiff
path: root/util/romcc/romcc.c
diff options
context:
space:
mode:
authorMarc Jones <marc.jones@se-eng.com>2015-09-15 12:44:37 -0600
committerMartin Roth <martinroth@google.com>2015-11-10 00:00:46 +0100
commit5a4554a73f68247c4e00cb1a5d19fb504e9adb92 (patch)
treeb72910ae43f17efcdfc9320d7219f390f961374a /util/romcc/romcc.c
parent721c407caa934ae9dd6e0fa8af0fc547e99d064c (diff)
southbridge/intel: Add FSP based i89xx southbridge support
The Intel i89xx is a communications chipset that pairs with Sandy(Ivy)bridge processors. It has a lot in common with the bd82x6x chipset, but fewer devices and options. Change-Id: I11bcd1edc80f72a1b2521def9be0d1bde5789a79 Signed-off-by: Marc Jones <marc.jones@se-eng.com> Reviewed-on: http://review.coreboot.org/12166 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'util/romcc/romcc.c')
0 files changed, 0 insertions, 0 deletions