summaryrefslogtreecommitdiff
path: root/util/rockchip
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2017-05-16 19:56:49 +0200
committerArthur Heymans <arthur@aheymans.xyz>2017-06-12 11:44:50 +0200
commit9ed74b54b573d9f26ccd1ec382206c5c0c8048ff (patch)
treecb9735290960e56471e0f13eb84fd2172e4118c9 /util/rockchip
parentdcd3cef8744b9d126370565fb3551a1fced8ab04 (diff)
nb/intel/ivybridge: Improve CAS freq selection
The previous code seemed weird and tried to check if its selected value is supported three times. This also lower the clock if a selected frequency does not result in a supported CAS number. Change-Id: I1df20a0a723dc515686a766ad1b0567d815f6e89 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/19717 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'util/rockchip')
0 files changed, 0 insertions, 0 deletions