summaryrefslogtreecommitdiff
path: root/util/riscv
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-06-03 19:37:45 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-06-21 09:18:43 +0000
commitfb626dcd78a2a61af728b5479d3babb3ea7e5b36 (patch)
tree1540e49ab68d869713ff7707ade58debb3f33d7f /util/riscv
parent319f0370bfe99ce47ea8b883696ad89d19b7c4b9 (diff)
cpu/intel/haswell: Link tsc_freq.c in the bootblock
This provides tsc_freq_mhz implementation. Change-Id: Ic6a84336f89a37aa412a9cc8c375fbd41dc09cf2 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33176 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'util/riscv')
0 files changed, 0 insertions, 0 deletions