summaryrefslogtreecommitdiff
path: root/util/riscv
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2019-12-13 01:22:30 -0600
committerPatrick Georgi <pgeorgi@google.com>2019-12-16 09:44:06 +0000
commit658ae3eb29b048121a3365946ba7f9f7b357970f (patch)
tree48dbc3153ea64bfb03dc3ba4f9cb23c566332ed4 /util/riscv
parent591dbfe295bc46965db79762ce17cd7e664e25a6 (diff)
mb/google/auron: add VBTs for variants
Add VBTs for all auron variants, extracted from VGA BIOS from stock firmware images using intelvbttool, zero-padded to 0x11ff bytes to make the Intel BMP editor happy. Test: boot several auron variants with libgfxinit and Tianocore payload, ensure both internal and external displays as well as HDMI audio function properly under Linux (4.x/5.x). Change-Id: Ibc4eabfa5d02b4c08755cf52835b5df8c1291fea Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37714 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'util/riscv')
0 files changed, 0 insertions, 0 deletions