summaryrefslogtreecommitdiff
path: root/util/apcb/apcb_v3_edit.py
diff options
context:
space:
mode:
authorShon Wang <shon.wang@quanta.corp-partner.google.com>2024-06-04 20:19:09 +0800
committerFelix Held <felix-coreboot@felixheld.de>2024-06-07 18:35:36 +0000
commitf857d30787fab6a35e952f6e236cf32e50240261 (patch)
tree8e79d9ae44e603595da230ddb0b247de68d731b7 /util/apcb/apcb_v3_edit.py
parent6e755cef04632b92d8e5a24f507613fc7bea346d (diff)
mb/google/brask/var/bujia: fix type-c USB2 problem
Enable type-c port 0 USB2 function. BUG=b:327549688 TEST= USE="-project_all project_bujia" emerge-brask coreboot Change-Id: I0d7adc329a8c26941957d7a7472a5166b07bda5b Signed-off-by: Shon Wang <shon.wang@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/82903 Reviewed-by: Eric Lai <ericllai@google.com> Reviewed-by: Derek Huang <derekhuang@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/apcb/apcb_v3_edit.py')
0 files changed, 0 insertions, 0 deletions