diff options
author | Scott Chao <scott_chao@wistron.corp-partner.google.com> | 2023-11-22 14:52:14 +0800 |
---|---|---|
committer | Eric Lai <ericllai@google.com> | 2023-11-24 08:31:41 +0000 |
commit | f47e85fc7211494f501b5c9717a443e5b781b58d (patch) | |
tree | 26446f6e934a1fdb4757f1f7f9e519ef54bb3b1f /tests/lib/memset-test.c | |
parent | 59d27ec1c7fbf772c5cc6a3ba8e71d03335b464d (diff) |
mb/google/nissa: make GPP_F17 edge triggered to avoid spamming EC
In nissa platform, we configured GPP_F17 as SCI+APIC to wake the system
and also generate IRQ to the IOAPIC. Currently, we set GPP_F17 to level
triggered and it causes AP (Application Processor) to keep sending
GET_NEXT_EVENT to EC during resume from suspend by connecting AC.
So we change GPP_F17 to edge triggered to avoid this condition.
BUG=b:308716748
TEST=Original failure rate was 7 out of 10 times and it reduced to
0 out of 60 times on six joxer systems.
Signed-off-by: Scott Chao <scott_chao@wistron.corp-partner.google.com>
Change-Id: I3ceb1dfce46376a6a9a8c6cb6d691d818a0a42ff
Reviewed-on: https://review.coreboot.org/c/coreboot/+/79244
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Eric Lai <ericllai@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Reka Norman <rekanorman@chromium.org>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Diffstat (limited to 'tests/lib/memset-test.c')
0 files changed, 0 insertions, 0 deletions