summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorYu-Ping Wu <yupingso@chromium.org>2021-01-14 14:55:03 +0800
committerHung-Te Lin <hungte@chromium.org>2021-02-25 08:18:17 +0000
commita84414a0fe782c9ace668ae5ef25cfcb6f3340aa (patch)
treef8d859b6fe7b8514c5ba885b75b7cf782708ff61 /src
parent7e96518e63470b21fb001cacfc0a19b5e98167e7 (diff)
mb/google/asurada: Enable RTC for event log
BUG=b:177399759 TEST=firmware_EventLog passed on asurada BRANCH=none Change-Id: I759f9030f525fa9e34ed542198a9dba8f25909f5 Signed-off-by: Yu-Ping Wu <yupingso@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49453 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/asurada/Kconfig1
-rw-r--r--src/soc/mediatek/mt8192/Makefile.inc2
2 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/google/asurada/Kconfig b/src/mainboard/google/asurada/Kconfig
index c497839843..77422851a8 100644
--- a/src/mainboard/google/asurada/Kconfig
+++ b/src/mainboard/google/asurada/Kconfig
@@ -12,6 +12,7 @@ config VBOOT
config BOARD_SPECIFIC_OPTIONS
def_bool y
+ select RTC
select SOC_MEDIATEK_MT8192
select BOARD_ROMSIZE_KB_8192
select MAINBOARD_HAS_CHROMEOS
diff --git a/src/soc/mediatek/mt8192/Makefile.inc b/src/soc/mediatek/mt8192/Makefile.inc
index 9109e61566..f5742a36f2 100644
--- a/src/soc/mediatek/mt8192/Makefile.inc
+++ b/src/soc/mediatek/mt8192/Makefile.inc
@@ -58,6 +58,8 @@ ramstage-y += ../common/mcu.c
ramstage-y += mcupm.c
ramstage-y += ../common/mmu_operations.c mmu_operations.c
ramstage-y += ../common/mtcmos.c mtcmos.c
+ramstage-y += pmif.c
+ramstage-y += ../common/rtc.c rtc.c
ramstage-y += soc.c
ramstage-y += spm.c
ramstage-y += sspm.c