summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKenji Chen <kenji.chen@intel.com>2014-10-31 00:32:09 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-04-04 12:40:11 +0200
commit97acc5e88603ac82cd5bebc59b74f033d1e06096 (patch)
treeea56a464576543d44f0a0f36c9a7b9ae3f7ca105 /src
parentc37dd507e0619afd3e92e64d5a0630ac502ec76f (diff)
Baytrail: Fix no_dev_behind_port not executed for RP1/2/3.
BRANCH=master BUG=chrome-os-partner:33113 TEST=Build a image and test on Rambi. Signed-off-by: Kenji Chen <kenji.chen@intel.com> Change-Id: I37add87e6fd3e7ad4eee09b8e0b312a2a89c7948 Signed-off-by: Stefan Reinauer <reinauer@chromium.org> Original-Commit-Id: 59b4c94be46b4397de7cb32726da9fa216e75a4c Original-Change-Id: I22c8f9730cc0e1ecc991f2dd7f2a1e7c548a1789 Original-Reviewed-on: https://chromium-review.googlesource.com/226654 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Original-Commit-Queue: Kenji Chen <kenji.chen@intel.com> Original-Tested-by: Kenji Chen <kenji.chen@intel.com> Reviewed-on: http://review.coreboot.org/9272 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/baytrail/pcie.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/baytrail/pcie.c b/src/soc/intel/baytrail/pcie.c
index f80a494a0b..c477e22160 100644
--- a/src/soc/intel/baytrail/pcie.c
+++ b/src/soc/intel/baytrail/pcie.c
@@ -198,6 +198,7 @@ static void check_device_present(device_t dev)
dev->enabled = 0;
}
} else {
+ reg_script_run_on_dev(dev, no_dev_behind_port);
dev->enabled = 0;
}
} else if(!dev->enabled) {