summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorpersmule <persmule@gmail.com>2017-05-01 21:40:50 +0800
committerArthur Heymans <arthur@aheymans.xyz>2017-05-10 11:22:52 +0200
commit72f730e23c6682e2db16cf64a5be432f2a58a88b (patch)
treed59baed9f4ffb85d148367dabd6478db65ed2b83 /src
parent1c1c071b88c52ec8c580328062df28a6a091b7a0 (diff)
mb/lenovo/s230u: fix sata port map for the msata port
s230u seems only have two sata ports: one for the 2.5in hdd and one for msata. map 0x11 (port 0 & 4) enables hdd but not msata, and map 0x5 (port 0 & 2) enables both. Change-Id: I1e9e96f0d0849b1e8c4e02aa4f686ceb5e10b3ab Signed-off-by: Bill XIE <persmule@gmail.com> Reviewed-on: https://review.coreboot.org/19523 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Alexander Couzens <lynxis@fe80.eu>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/lenovo/s230u/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/lenovo/s230u/devicetree.cb b/src/mainboard/lenovo/s230u/devicetree.cb
index ff4c6c4cff..b9b38ddca2 100644
--- a/src/mainboard/lenovo/s230u/devicetree.cb
+++ b/src/mainboard/lenovo/s230u/devicetree.cb
@@ -52,7 +52,7 @@ chip northbridge/intel/sandybridge
register "pcie_hotplug_map" = "{ 0, 1, 0, 1, 0, 0, 0, 0 }"
register "pcie_port_coalesce" = "1"
register "sata_interface_speed_support" = "0x3"
- register "sata_port_map" = "0x11"
+ register "sata_port_map" = "0x5"
register "superspeed_capable_ports" = "0x0000000f"
register "xhci_overcurrent_mapping" = "0x00000c03"
register "xhci_switchable_ports" = "0x0000000f"