diff options
| author | Felix Held <felix-coreboot@felixheld.de> | 2021-01-29 22:15:08 +0100 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2021-01-31 01:09:04 +0000 |
| commit | 5ddcfe5ec17b4b625e7969157a819e931a68d330 (patch) | |
| tree | 01f14726acb03131f5b6851dacb252a782330893 /src | |
| parent | abde3ff503a97e1ad7d0c6a5982a9407f18c04be (diff) | |
soc/amd/stoneyridge/southbridge: move PSP BAR hide bit to its register
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: Id9838e2433004686e3ea82724c55066bcee1f019
Reviewed-on: https://review.coreboot.org/c/coreboot/+/50147
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src')
| -rw-r--r-- | src/soc/amd/stoneyridge/include/soc/southbridge.h | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/amd/stoneyridge/include/soc/southbridge.h b/src/soc/amd/stoneyridge/include/soc/southbridge.h index 72cc60a165..8d8203516c 100644 --- a/src/soc/amd/stoneyridge/include/soc/southbridge.h +++ b/src/soc/amd/stoneyridge/include/soc/southbridge.h @@ -202,10 +202,10 @@ void soc_enable_psp_early(void); #define PSP_MAILBOX_OFFSET 0x70 /* offset from BAR3 value */ #define PSP_BAR_ENABLES 0x48 -#define PSP_MAILBOX_BAR_EN 0x10 +#define BAR3HIDE BIT(12) /* Bit to hide BAR3 addr */ +#define PSP_MAILBOX_BAR_EN BIT(4) #define MSR_CU_CBBCFG 0xc00110a2 /* PSP Pvt Blk Base Addr */ -#define BAR3HIDE BIT(12) /* Bit to hide BAR3 addr */ typedef struct aoac_devs { unsigned int :5; |