aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2021-07-23 15:15:17 +0530
committerSubrata Banik <subrata.banik@intel.com>2021-07-24 11:13:56 +0000
commit25429c06c3494f2f7b99670c4cee5b2775c52895 (patch)
treeb7b1d84c9ba3c2fa9d21637066c9959246705f17 /src
parent39b53d9622cdcdbd199e75aa0ae479b579646d07 (diff)
include/cpu: Use tab instead of space
Change-Id: I025c20cbcfcfafddbd72b18bca36165b98db8220 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56548 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/include/cpu/x86/msr.h10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/include/cpu/x86/msr.h b/src/include/cpu/x86/msr.h
index b882e2f24d..4991e0311d 100644
--- a/src/include/cpu/x86/msr.h
+++ b/src/include/cpu/x86/msr.h
@@ -80,9 +80,9 @@
#define IA32_MC_ADDR(bank) (IA32_MC0_ADDR + 4 * (bank))
#define IA32_MC0_MISC 0x403
#define IA32_MC_MISC(bank) (IA32_MC0_MISC + 4 * (bank))
-#define IA32_VMX_BASIC_MSR 0x480
-#define VMX_BASIC_HI_DUAL_MONITOR (1UL << (49 - 32))
-#define IA32_VMX_MISC_MSR 0x485
+#define IA32_VMX_BASIC_MSR 0x480
+#define VMX_BASIC_HI_DUAL_MONITOR (1UL << (49 - 32))
+#define IA32_VMX_MISC_MSR 0x485
#define IA32_PM_ENABLE 0x770
#define IA32_HWP_CAPABILITIES 0x771
@@ -94,8 +94,8 @@
#define IA32_L3_MASK_1 0xc91
#define IA32_L3_MASK_2 0xc92
-#define IA32_CR_SF_QOS_MASK_1 0x1891
-#define IA32_CR_SF_QOS_MASK_2 0x1892
+#define IA32_CR_SF_QOS_MASK_1 0x1891
+#define IA32_CR_SF_QOS_MASK_2 0x1892
#ifndef __ASSEMBLER__
#include <types.h>