summaryrefslogtreecommitdiff
path: root/src/vendorcode/intel/fsp
diff options
context:
space:
mode:
authorKulkarni, Srinivas <srinivas.kulkarni@intel.com>2024-07-25 16:39:32 +0530
committerKarthik Ramasubramanian <kramasub@google.com>2024-08-09 15:51:27 +0000
commit315dba7abb068adb8f8a53a46ce73d68e81151f9 (patch)
treea0762927f2b2a128d8ee1d8bc064a0ba1c444ef4 /src/vendorcode/intel/fsp
parent9ef75eceef35f543836a594f8a1e5bd6d5da7075 (diff)
vc/intel/raptorlake: Update header files from 4435_00 to 5045_00
Update header files for FSP for Raptor Lake refresh platform to version 5045_00, previous version being 4435_00. FSPM: 1. Add IgdGsm2Size UPD 2. Comment added for Offset 0x0AB6 FSPS: 1. Add CepEnable UPD 2. Offset size updated for UPD ReservedCpuPostMemProduction 2. Comment added for Offset 0x104C MemInfoHob: 1. Structure updated BUG=b:355384183 Kit:https://www.intel.com/content/www/us/en/secure/design/confidential/ software-kits/kit-details.html?kitId=815173 Cq-Depend: chrome-internal:7554984 Change-Id: I80cccb6aaa8f3a97d860a1e7908bfac0435b1aec Signed-off-by: Kulkarni, Srinivas <srinivas.kulkarni@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83653 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/vendorcode/intel/fsp')
-rw-r--r--src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspmUpd.h9
-rw-r--r--src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspsUpd.h15
2 files changed, 17 insertions, 7 deletions
diff --git a/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspmUpd.h b/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspmUpd.h
index 83241efc87..f43cbb501c 100644
--- a/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspmUpd.h
+++ b/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspmUpd.h
@@ -1091,9 +1091,12 @@ typedef struct {
**/
UINT8 SaVoltageMode;
-/** Offset 0x029B
+/** Offset 0x029B - Internal Graphics Data Stolen Memory GSM2
+ Size of memory preallocated for internal graphics GSM2.
+ 0:2GB, 1:4GB, 2:6GB, 3:8GB, 4:10GB, 5:12GB, 6:14GB, 7:16GB, 8:18GB, 9:20GB, 10:22GB,
+ 11:24GB, 12:26GB, 13:28GB, 14:30GB, 15:32GB, 0xFF:No Allocation
**/
- UINT8 Rsvd07;
+ UINT8 IgdGsm2Size;
/** Offset 0x029C - SA/Uncore Voltage Override
The SA/Uncore voltage override applicable when SA/Uncore voltage mode is in Override
@@ -3794,7 +3797,7 @@ typedef struct {
**/
UINT8 CpuPcieRpSlotImplemented[4];
-/** Offset 0x0AB6
+/** Offset 0x0AB6 - Ppr Run Once
Enable PPR Run Once 0:Disable, <b>1:Enable<b>
0:Disable, 1:Enable
**/
diff --git a/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspsUpd.h b/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspsUpd.h
index 1fe07e4589..df64965ebb 100644
--- a/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspsUpd.h
+++ b/src/vendorcode/intel/fsp/fsp2_0/raptorlake/FspsUpd.h
@@ -1,6 +1,6 @@
/** @file
-Copyright (c) 2023, Intel Corporation. All rights reserved.<BR>
+Copyright (c) 2024, Intel Corporation. All rights reserved.<BR>
Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:
@@ -1778,11 +1778,17 @@ typedef struct {
**/
UINT32 PsysCriticalThreshold;
-/** Offset 0x06E0 - ReservedCpuPostMemProduction
+/** Offset 0x06E0 - CepEnable
+ Enable or Disable Cep (Current Excursion Protection) Support.
+ 1: Enable, 0: Disable
+**/
+ UINT8 CepEnable[5];
+
+/** Offset 0x06E5 - ReservedCpuPostMemProduction
Reserved for CPU Post-Mem Production
$EN_DIS
**/
- UINT8 ReservedCpuPostMemProduction[11];
+ UINT8 ReservedCpuPostMemProduction[6];
/** Offset 0x06EB - Enable Power Optimizer
Enable DMI Power Optimizer on PCH side.
@@ -4294,7 +4300,8 @@ typedef struct {
**/
UINT32 ThcHidFlags[2];
-/** Offset 0x104C
+/** Offset 0x104C - Force LTR Override
+ Force LTR Override.
**/
UINT8 CpuPcieRpTestForceLtrOverride[4];