summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorMartin Roth <gaumless@gmail.com>2023-03-03 16:38:25 -0700
committerMartin L Roth <gaumless@gmail.com>2023-03-09 17:55:55 +0000
commitd4712010107eab9e6ae897a7912d4407f299eecc (patch)
tree6677fca70d9a3b75a3863ed9dfb824287a68ee1f /src/southbridge
parent5b2d6735ff91b266c350c68e6226be2be45e8e6b (diff)
mb/google/skyrim: override winterhold PCIe config
Winterhold boards populate either NVMe or eMMC, but not both. This means that there is always one link that is unpopulated. The PCIe configuration code takes longer to verify that a link is unpopulated than to just train the link, so this slows down the boot by roughly 80ms vs the case when the device is present. Not training the device at all lowers boot time by another 20ms, for a total of 100ms saved. Looking at the NVMe CLKREQ signal before initializing the ports allows us to identify which device is populated and only initialize that device. BUG=b:271569628 TEST=Boot Whiterun and eMMC or NVMe correctly work, boot time is lower. BRANCH=skyrim Signed-off-by: Martin Roth <gaumless@gmail.com> Change-Id: I0b87f5e968cd1c87e62a1c0fbdee1fc0723f655d Reviewed-on: https://review.coreboot.org/c/coreboot/+/73441 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions