summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorTim Chu <Tim.Chu@quantatw.com>2022-12-14 11:37:55 +0000
committerDavid Hendricks <david.hendricks@gmail.com>2023-01-23 00:58:15 +0000
commit80b1fa3332a8022a45bfeacb129a2b171cc30135 (patch)
treec422a7206c488fc842cd3db092f0630dbd39f3bc /src/southbridge
parent8190840fdfd182596c6cd8f9db845315815ae19a (diff)
soc/intel/xeon_sp: Enable FSP_ERROR_INFO_HOB handling
After calling FSP MemoryInit API, if there is an error, some FSPs (such as SPR-SP FSP) is capable of generating FSP_ERROR_INFO_HOB. Check existence of such a HOB and handle it accordingly. Signed-off-by: Tim Chu <Tim.Chu@quantatw.com> Change-Id: I612393ffac90815606f3f2544bc1518f6912e605 Reviewed-on: https://review.coreboot.org/c/coreboot/+/71952 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions