diff options
| author | Scott Duplichan <scott@notabs.org> | 2010-10-18 04:01:12 +0000 |
|---|---|---|
| committer | Scott Duplichan <scott@notabs.org> | 2010-10-18 04:01:12 +0000 |
| commit | d7acdfb44acfcebe6107b7286c5e4b79f25a33e0 (patch) | |
| tree | a1c0ad237f11d24d2d2170638646bd56647ea8fc /src/southbridge | |
| parent | c104cb0d9d7f1a6cc3549d7177d1c36ad4d7e5ac (diff) | |
This patch enables SB700 option PrefetchEnSPIFromHost in early setup.
It affects only systems booting from SPI flash, not those booting from
LPC flash. By default, the SB700 reads dwords from the SPI flash chip.
Setting PrefetchEnSPIFromHost causes the SB700 to read entire cache
lines from the flash chip.
Signed-off-by: Scott Duplichan <scott@notabs.org>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5965 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge')
| -rw-r--r-- | src/southbridge/amd/sb700/sb700_early_setup.c | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/src/southbridge/amd/sb700/sb700_early_setup.c b/src/southbridge/amd/sb700/sb700_early_setup.c index 8c268d60af..9f8d44f6c7 100644 --- a/src/southbridge/amd/sb700/sb700_early_setup.c +++ b/src/southbridge/amd/sb700/sb700_early_setup.c @@ -129,6 +129,11 @@ static void sb700_lpc_init(void) reg8 |= (1 << 5) | (1 << 6); pci_write_config8(dev, 0x47, reg8); + /* Enable PrefetchEnSPIFromHost to speed up SPI flash read (does not affect LPC) */ + reg8 = pci_read_config8(dev, 0xbb); + reg8 |= 1 << 0; + pci_write_config8(dev, 0xbb, reg8); + /* SuperIO, LPC ROM */ reg8 = pci_read_config8(dev, 0x48); /* Decode ports 0x2e-0x2f, 0x4e-0x4f (SuperI/O configuration) */ |