summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-07-03 12:49:05 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-07-08 22:18:56 +0000
commitb4f98330284263dff463cc3b0c667e78a1d9dee1 (patch)
tree22da47d2389ba0b252365fde65eb1291dfb4de5b /src/southbridge/intel
parent55d148ca3766a63fe0217fcbf119c63c3646b96e (diff)
sb/intel/lynxpoint: Factor out RCBA Function Disable
Comments stating that this was mainboard-specific were very wrong. Change-Id: I7026ca9c7dabd01b4a0c0549b697e006d5f75eb8 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43096 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tristan Corrick <tristan@corrick.kiwi> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/southbridge/intel')
-rw-r--r--src/southbridge/intel/lynxpoint/early_pch.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/southbridge/intel/lynxpoint/early_pch.c b/src/southbridge/intel/lynxpoint/early_pch.c
index 0d9d8e9745..c6999a4fe7 100644
--- a/src/southbridge/intel/lynxpoint/early_pch.c
+++ b/src/southbridge/intel/lynxpoint/early_pch.c
@@ -103,6 +103,8 @@ int early_pch_init(const void *gpio_map,
/* Mainboard RCBA settings */
pch_config_rcba(rcba_config);
+ RCBA32_OR(FD, PCH_DISABLE_ALWAYS);
+
wake_from_s3 = southbridge_detect_s3_resume();
elog_boot_notify(wake_from_s3);