summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2024-04-12 17:02:24 +0200
committerFelix Held <felix-coreboot@felixheld.de>2024-04-18 11:02:46 +0000
commit7d3e161d70d1265c26baf59546dfcaac4ac2fb4c (patch)
treef9b70b10b7d54854b3fda35fb7cf75205d068745 /src/southbridge/intel
parent57946ad8174a70269f59d2df20a451acdbb1dc38 (diff)
nb/intel/gm45: Fill in memory info
Fill in memory info so that coreboot can generate SMBIOS Type 17 tables. The S/N, P/N and module ID fields are only populated for DDR3. Change-Id: I92060ce05bdf0ca617a3383a2db1fdbd43df6fe4 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/81861 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jean Lucas
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions