summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorFrans Hendriks <fhendriks@eltan.com>2020-11-20 11:24:54 +0100
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-12-10 17:48:52 +0000
commit7590c370d64ad5d088feee879c76a38a18621776 (patch)
treee3359557a1a84cd6a63ad9e9b60044d6467c8689 /src/southbridge/intel
parentd0d0705f20229ac5762bc2dbcb4ae2cd2dfaee62 (diff)
drivers/intel/fsp1_1/cache_as_ram.S: Correct comment
Stack is set up for bootblock. Tested on Facebook FBG1701. Change-Id: I0dd3fc91c90bf76e0d93925da35dc197d68d3e88 Signed-off-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/47802 Reviewed-by: Wim Vervoorn <wvervoorn@eltan.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions