summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2019-12-30 20:41:54 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-01-01 16:09:51 +0000
commit50b7ed2bbe2a4b6bc7dd880648c4836c0812845c (patch)
tree288b4b8f8ca047f60d9e815511516a6dbaf6da76 /src/southbridge/intel
parentf54ae3875fa0dc183e14acaa579a095f59559400 (diff)
nb/intel/sandybridge: add and use memory thermal configuration registers
Change-Id: I96efeadcc7d22bc8453645f6a0884d82edf3aec6 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38015 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions