summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/acpi/lpc.asl
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2022-01-02 01:19:30 +0100
committerFelix Singer <felixsinger@posteo.net>2022-07-29 10:15:39 +0000
commita41716fadc60c6260cecd38ad9d187bc1a69da0b (patch)
treec10728b0cd820b58381b98e5fcce27e662e8f7be /src/southbridge/intel/i82801jx/acpi/lpc.asl
parent561f7df3bd8e07786e12f873362d729c60c97ea5 (diff)
sb/intel/i82801jx/acpi: Replace LEqual(a,b) with ASL 2.0 syntax
Replace `LEqual(a, b)` with `a == b`. Change-Id: I3aebd29bba285229979b79867c881018f61e2060 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60666 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Sean Rhodes <sean@starlabs.systems> Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.com>
Diffstat (limited to 'src/southbridge/intel/i82801jx/acpi/lpc.asl')
-rw-r--r--src/southbridge/intel/i82801jx/acpi/lpc.asl6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/southbridge/intel/i82801jx/acpi/lpc.asl b/src/southbridge/intel/i82801jx/acpi/lpc.asl
index 9227735446..d2e88902f9 100644
--- a/src/southbridge/intel/i82801jx/acpi/lpc.asl
+++ b/src/southbridge/intel/i82801jx/acpi/lpc.asl
@@ -74,15 +74,15 @@ Device (LPCB)
{
If (HPTE) {
CreateDWordField(BUF0, \_SB.PCI0.LPCB.HPET.FED0._BAS, HPT0)
- If (Lequal(HPAS, 1)) {
+ If (HPAS == 1) {
HPT0 = HPET_BASE_ADDRESS + 0x1000
}
- If (Lequal(HPAS, 2)) {
+ If (HPAS == 2) {
HPT0 = HPET_BASE_ADDRESS + 0x2000
}
- If (Lequal(HPAS, 3)) {
+ If (HPAS == 3) {
HPT0 = HPET_BASE_ADDRESS + 0x3000
}
}