summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix/lpc.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-04-28 10:29:11 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-01 06:23:29 +0000
commitca4ff25290c099152ee9b2b53df6eb0d71ef0823 (patch)
tree2db94efb2d732c4f3c834eae81825c55e1d63d81 /src/southbridge/intel/i82801ix/lpc.c
parentb9d2e228b63c898383f1f6e6bd5e02b018ff31af (diff)
sb/intel/i82801jx: Fix 16-bit read/write PCI_COMMAND register
Change-Id: If39cdfb21fec307141593f2482e014e146d4f1f2 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40795 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/i82801ix/lpc.c')
0 files changed, 0 insertions, 0 deletions