aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801gx/sata.h
diff options
context:
space:
mode:
authorDamien Zammit <damien@zamaudio.com>2016-01-15 13:44:53 +1100
committerMartin Roth <martinroth@google.com>2016-01-15 20:46:03 +0100
commit647e385187767d63ca0d5d2b2f0f27bffecaa5a5 (patch)
tree67676d1b88819a442b58c11524021177f1002fac /src/southbridge/intel/i82801gx/sata.h
parentfb879981507bca9c262617bf8dcd39245d40031d (diff)
sb/intel/i82801gx: Fix sata AHCI for desktop NM10/ICH7
Tested on Intel D510MO Before this patch, I was unable to get the SATA controller into AHCI mode. That is, I could never see PCI ID 8086:27c1 appearing on the bus. With sata_ahci set, controller now goes into AHCI mode and works. 8086:27c1 Tested on X60 with AHCI enabled 8086:27c5 (AHCI mode for mobile ich7) No regressions detected. Change-Id: I4a3eabb5773106a0825fa2f30ee400fbfe636c7f Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/12923 Tested-by: build bot (Jenkins) Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel/i82801gx/sata.h')
-rw-r--r--src/southbridge/intel/i82801gx/sata.h31
1 files changed, 31 insertions, 0 deletions
diff --git a/src/southbridge/intel/i82801gx/sata.h b/src/southbridge/intel/i82801gx/sata.h
new file mode 100644
index 0000000000..9eec0dfd55
--- /dev/null
+++ b/src/southbridge/intel/i82801gx/sata.h
@@ -0,0 +1,31 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2016 Damien Zammit <damien@zamaudio.com>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef I82801GX_SATA_H
+#define I82801GX_SATA_H
+
+#define SATA_MAP 0x90
+#define SATA_PCS 0x92
+#define SATA_IR 0x94
+#define SIF1 0x180
+#define SIF2 (1 << 23)
+#define SIF3(ports) ((~(ports) & 0xf) << 24)
+#define SCRE (1 << 28)
+#define SCRD (1 << 30)
+
+void sata_enable(struct device *dev);
+
+#endif