aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ex/lpc.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2013-02-26 19:21:39 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-02-28 00:36:55 +0100
commit1cca340942957009ad74e24ef04bdd5eb44aabaf (patch)
tree95dcf8332149483f6f77eab85c0fade9288e96b7 /src/southbridge/intel/i82801ex/lpc.c
parent8f4647a24bf19a96531af9905b23ae8a2fc2675a (diff)
Use defines for some i82801ex/gx registers
Change-Id: I0069ec26278b82d61ce5bcfb94d77647dfd3254b Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/2530 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/i82801ex/lpc.c')
-rw-r--r--src/southbridge/intel/i82801ex/lpc.c8
1 files changed, 3 insertions, 5 deletions
diff --git a/src/southbridge/intel/i82801ex/lpc.c b/src/southbridge/intel/i82801ex/lpc.c
index 998360ce07..d0d597871f 100644
--- a/src/southbridge/intel/i82801ex/lpc.c
+++ b/src/southbridge/intel/i82801ex/lpc.c
@@ -12,8 +12,6 @@
#include <arch/ioapic.h>
#include "i82801ex.h"
-#define ACPI_BAR 0x40
-#define GPIO_BAR 0x58
#define NMI_OFF 0
#define MAINBOARD_POWER_OFF 0
@@ -193,7 +191,7 @@ static void i82801ex_gpio_init(device_t dev)
/* Get the chip configuration */
config = dev->chip_info;
/* Find the GPIO bar */
- res = find_resource(dev, GPIO_BAR);
+ res = find_resource(dev, GPIO_BASE);
if (!res) {
return;
}
@@ -295,10 +293,10 @@ static void i82801ex_lpc_read_resources(device_t dev)
pci_dev_read_resources(dev);
/* Add the ACPI BAR */
- res = pci_get_resource(dev, ACPI_BAR);
+ res = pci_get_resource(dev, PMBASE);
/* Add the GPIO BAR */
- res = pci_get_resource(dev, GPIO_BAR);
+ res = pci_get_resource(dev, GPIO_BASE);
/* Add an extra subtractive resource for both memory and I/O. */
res = new_resource(dev, IOINDEX_SUBTRACTIVE(0, 0));