summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82371eb
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-01-20 14:03:44 +0100
committerAngel Pons <th3fanbus@gmail.com>2021-01-30 23:12:23 +0000
commitb274ec73ab608384c925876d5a3bcf0396dcc3d5 (patch)
tree1eede7603565a8dc1dda075c4aa8b072f5c111c8 /src/southbridge/intel/i82371eb
parent10f9b83f534bdc89e00f0a02befd952ae8d7f829 (diff)
nb/intel/ironlake: Use MMCONF_BUS_NUMBER everywhere
Bootblock enabling needs some special handling. Also, the definition of the `get_pcie_bar` function is incorrect for Ironlake, so remove it. With this patch, using 64 and 128 for MMCONF_BUS_NUMBER should work. However, it has not been tested. Using 256 busses should still work. Change-Id: Ic466ddc7b80f60af5cbff53583281440f02974c7 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49761 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/i82371eb')
0 files changed, 0 insertions, 0 deletions