summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/chip.h
diff options
context:
space:
mode:
authorMathew King <mathewk@chromium.org>2019-08-26 14:31:36 -0600
committerMartin Roth <martinroth@google.com>2019-08-29 19:46:37 +0000
commit1cfba67b2c5c84c4bbb131b2f4990a0ee9646cde (patch)
tree83efa6a530600e8beb5df1503cda96d576eb41a5 /src/southbridge/intel/fsp_rangeley/chip.h
parent66e356c662e9cbee1533681f5a0ffcc5525ec20b (diff)
mb/google/drallion: Correct drallion HWID and add HWID for variants
The current HWID for drallion is reported as invalid by chrome, generate new valid HWID with the following command and taking last 4 digits. `printf "%d\n" 0x$(crc32 <(echo -n '$1'))` BUG=b:140013681 Change-Id: I410d37fc3f3372e9420d674b65f2c9a704b670f2 Signed-off-by: Mathew King <mathewk@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35104 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/chip.h')
0 files changed, 0 insertions, 0 deletions