aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_i89xx
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-10-27 09:41:02 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-11-12 09:22:18 +0000
commitd2b9ec13622d34714b4ecf8b9daf53b32665d3d7 (patch)
tree205a6f66c9ece4b05010b0c33a8c174bc954249c /src/southbridge/intel/fsp_i89xx
parenta9a1913d4d3f27f681b6ef980f064b57da8c1a68 (diff)
src: Remove unneeded include "{arch,cpu}/cpu.h"
Change-Id: I17c4fc4e3e2eeef7c720c6a020b37d8f7a0f57a4 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/29300 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/fsp_i89xx')
-rw-r--r--src/southbridge/intel/fsp_i89xx/lpc.c2
-rw-r--r--src/southbridge/intel/fsp_i89xx/romstage.c1
-rw-r--r--src/southbridge/intel/fsp_i89xx/romstage.h1
-rw-r--r--src/southbridge/intel/fsp_i89xx/smi.c1
4 files changed, 1 insertions, 4 deletions
diff --git a/src/southbridge/intel/fsp_i89xx/lpc.c b/src/southbridge/intel/fsp_i89xx/lpc.c
index f584f36a76..8019b02923 100644
--- a/src/southbridge/intel/fsp_i89xx/lpc.c
+++ b/src/southbridge/intel/fsp_i89xx/lpc.c
@@ -25,7 +25,7 @@
#include <arch/io.h>
#include <arch/ioapic.h>
#include <arch/acpi.h>
-#include <cpu/cpu.h>
+#include <arch/cpu.h>
#include <elog.h>
#include <arch/acpigen.h>
#include <drivers/intel/gma/i915.h>
diff --git a/src/southbridge/intel/fsp_i89xx/romstage.c b/src/southbridge/intel/fsp_i89xx/romstage.c
index 863ff6aefd..2f28884ee2 100644
--- a/src/southbridge/intel/fsp_i89xx/romstage.c
+++ b/src/southbridge/intel/fsp_i89xx/romstage.c
@@ -19,7 +19,6 @@
#include <string.h>
#include <lib.h>
#include <timestamp.h>
-#include <arch/cpu.h>
#include <arch/io.h>
#include <device/pci_def.h>
#include <device/pnp_def.h>
diff --git a/src/southbridge/intel/fsp_i89xx/romstage.h b/src/southbridge/intel/fsp_i89xx/romstage.h
index c026159af8..592dc6e621 100644
--- a/src/southbridge/intel/fsp_i89xx/romstage.h
+++ b/src/southbridge/intel/fsp_i89xx/romstage.h
@@ -21,7 +21,6 @@
#endif
#include <stdint.h>
-#include <arch/cpu.h>
void early_mainboard_romstage_entry(void);
void late_mainboard_romstage_entry(void);
diff --git a/src/southbridge/intel/fsp_i89xx/smi.c b/src/southbridge/intel/fsp_i89xx/smi.c
index 6dc58f0b8d..33dc5f8da4 100644
--- a/src/southbridge/intel/fsp_i89xx/smi.c
+++ b/src/southbridge/intel/fsp_i89xx/smi.c
@@ -19,7 +19,6 @@
#include <device/pci.h>
#include <console/console.h>
#include <arch/io.h>
-#include <cpu/cpu.h>
#include <cpu/x86/cache.h>
#include <cpu/x86/smm.h>
#include <string.h>