aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_i89xx/pch.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-05-15 16:59:06 +0200
committerNico Huber <nico.h@gmx.de>2018-05-24 17:35:16 +0000
commitac350f82cd4dfab20a6fb49e5dea536ae448e054 (patch)
tree7b1890b9c173639d4c3be18a551ae4fcb11308d7 /src/southbridge/intel/fsp_i89xx/pch.c
parent688d004c4f8d94089c637be3a53ebdbb48493e97 (diff)
sb/intel/fsp_i89xx: Get rid of device_t
Use of device_t is discouraged unless necessary. Change-Id: I89f9fe94c1e3e5c2b183572d7f603d016d0f0e1c Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/26249 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel/fsp_i89xx/pch.c')
-rw-r--r--src/southbridge/intel/fsp_i89xx/pch.c10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/southbridge/intel/fsp_i89xx/pch.c b/src/southbridge/intel/fsp_i89xx/pch.c
index d17aa5bdd8..626791ca1e 100644
--- a/src/southbridge/intel/fsp_i89xx/pch.c
+++ b/src/southbridge/intel/fsp_i89xx/pch.c
@@ -122,9 +122,9 @@ static inline int iobp_poll(void)
/* Check if any port in set X to X+3 is enabled */
-static int pch_pcie_check_set_enabled(device_t dev)
+static int pch_pcie_check_set_enabled(struct device *dev)
{
- device_t port;
+ struct device *port;
int port_func;
int dev_func = PCI_FUNC(dev->path.pci.devfn);
@@ -171,7 +171,7 @@ static void pch_pcie_function_swap(u8 old_fn, u8 new_fn)
/* Update devicetree with new Root Port function number assignment */
static void pch_pcie_devicetree_update(void)
{
- device_t dev;
+ struct device *dev;
/* Update the function numbers in the static devicetree */
for (dev = all_devices; dev; dev = dev->next) {
@@ -200,7 +200,7 @@ static void pch_pcie_devicetree_update(void)
}
/* Special handling for PCIe Root Port devices */
-static void pch_pcie_enable(device_t dev)
+static void pch_pcie_enable(struct device *dev)
{
struct southbridge_intel_fsp_i89xx_config *config = dev->chip_info;
u32 reg32;
@@ -307,7 +307,7 @@ static void pch_pcie_enable(device_t dev)
}
}
-void pch_enable(device_t dev)
+void pch_enable(struct device *dev)
{
u32 reg32;