summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common/rcba_pirq.c
diff options
context:
space:
mode:
authorYuchi Chen <yuchi.chen@intel.com>2024-11-06 09:05:20 +0800
committerLean Sheng Tan <sheng.tan@9elements.com>2024-11-14 19:55:04 +0000
commit1a22344d58657f144171bb419828ca4733cb93a6 (patch)
tree3acdfec38ce3ec14aa0b4595be66695be939a71c /src/southbridge/intel/common/rcba_pirq.c
parent618fbe0d210d50275492521a7c31a04202ef9a7e (diff)
southbridge/intel/common: Improve ACPI _PRT method generation
Add a scope parameter for `intel_write_pci0_PRT()` so that it could be reused for multiple domains. Change-Id: I867a0c74e633ddfe63d29870f9fd50ca883c2e78 Signed-off-by: Yuchi Chen <yuchi.chen@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/85013 Reviewed-by: Shuo Liu <shuo.liu@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com>
Diffstat (limited to 'src/southbridge/intel/common/rcba_pirq.c')
-rw-r--r--src/southbridge/intel/common/rcba_pirq.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/common/rcba_pirq.c b/src/southbridge/intel/common/rcba_pirq.c
index 956fe633da..ae22143364 100644
--- a/src/southbridge/intel/common/rcba_pirq.c
+++ b/src/southbridge/intel/common/rcba_pirq.c
@@ -90,7 +90,7 @@ void intel_acpi_gen_def_acpi_pirq(const struct device *lpc)
map_count++;
}
- intel_write_pci0_PRT(pin_irq_map, map_count, &pirq_map);
+ intel_write_pci_PRT("\\_SB.PCI0", pin_irq_map, map_count, &pirq_map);
free(pin_irq_map);
}