summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common/pciehp.c
diff options
context:
space:
mode:
authorMartin Roth <martin.roth@amd.corp-partner.google.com>2022-10-08 15:23:59 -0600
committerMartin Roth <martin.roth@amd.corp-partner.google.com>2022-10-10 21:50:20 +0000
commitf225d761ba1ae6dea878c33668b590fe94293fe5 (patch)
tree8df060964af2c145c00d86eb5ff88b70591e7932 /src/southbridge/intel/common/pciehp.c
parent1a3de8e5bcc5c83934fa2a690e125b843e8b01ab (diff)
soc/amd/common: Remove buildtime error for unknown cpu
This is not critical functionality and doesn't need a build-time error. Having it as a build time error causes a chicken & egg issue where the chipset needs to be added before it can be added to this file, but the header file fails the build because the chipset is unknown. It's not practical to exclude these files from the new platform builds because the PSP functionality is thoroughly embedded into the coreboot structure. Signed-off-by: Martin Roth <martin.roth@amd.corp-partner.google.com> Change-Id: Ib02bbe1f9ffb343e1ff7c2bfdc45e7edffe7aaed Reviewed-on: https://review.coreboot.org/c/coreboot/+/68245 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Diffstat (limited to 'src/southbridge/intel/common/pciehp.c')
0 files changed, 0 insertions, 0 deletions