diff options
| author | Mario Scheithauer <mario.scheithauer@siemens.com> | 2022-11-22 11:40:01 +0100 |
|---|---|---|
| committer | Martin L Roth <gaumless@gmail.com> | 2022-11-24 06:04:03 +0000 |
| commit | 0f633f7f7f1ff38f9f55d98fd0c5e5c26b2a2e07 (patch) | |
| tree | 7cacf700059475060269027325987d53b5a7533c /src/southbridge/intel/bd82x6x/early_usb_mrc.c | |
| parent | 16dd1c31c22d56e53d4e37c66c52e1177f6c38f2 (diff) | |
mb/siemens/mc_ehl2: Enable downshift for Marvell PHYs
Set downshift counter to 2 for all Marvell PHYs on this mainboard before
the PHY downshifts to the next highest speed.
Change-Id: I32b5f25a3e1e0f962dff3110143e236992ef8e7d
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/69887
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/early_usb_mrc.c')
0 files changed, 0 insertions, 0 deletions