sb/amd/sb700: Drop support

Relocatable ramstage, postcar stage and C_ENVIRONMENT_BOOTBLOCK are
now mandatory features, which platforms using this code lack.

Change-Id: Iffa4f54b2d1b43b6710447e69061c6ed433bff1d
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36967
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>

1 files changed, 0 insertions, 854 deletions

diff --git a/src/southbridge/amd/sb700/early_setup.c b/src/southbridge/amd/sb700/early_setup.c
deleted file mode 100644
index 1c248835ef..0000000000
--- a/src/southbridge/amd/sb700/early_setup.c
+++ /dev/null
@@ -1,854 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2010 Advanced Micro Devices, Inc.
- * Copyright (C) 2015 - 2016 Raptor Engineering, LLC
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
-
-#ifndef _SB700_EARLY_SETUP_C_
-#define _SB700_EARLY_SETUP_C_
-
-#include <stdint.h>
-#include <option.h>
-#include <arch/io.h>
-#include <device/pci_ops.h>
-#include <console/console.h>
-#include <cpu/x86/msr.h>
-#include <device/pci.h>
-
-#include "sb700.h"
-#include "smbus.h"
-
-u32 get_sbdn(u32 bus);
-
-static void pmio_write(u8 reg, u8 value)
-{
-	outb(reg, PM_INDEX);
-	outb(value, PM_INDEX + 1);
-}
-
-static u8 pmio_read(u8 reg)
-{
-	outb(reg, PM_INDEX);
-	return inb(PM_INDEX + 1);
-}
-
-static void sb700_acpi_init(void)
-{
-	u16 word;
-	pmio_write(0x20, ACPI_PM_EVT_BLK & 0xFF);
-	pmio_write(0x21, ACPI_PM_EVT_BLK >> 8);
-	pmio_write(0x22, ACPI_PM1_CNT_BLK & 0xFF);
-	pmio_write(0x23, ACPI_PM1_CNT_BLK >> 8);
-	pmio_write(0x24, ACPI_PM_TMR_BLK & 0xFF);
-	pmio_write(0x25, ACPI_PM_TMR_BLK >> 8);
-	pmio_write(0x28, ACPI_GPE0_BLK & 0xFF);
-	pmio_write(0x29, ACPI_GPE0_BLK >> 8);
-
-	/* CpuControl is in \_PR.CP00, 6 bytes */
-	pmio_write(0x26, ACPI_CPU_CONTROL & 0xFF);
-	pmio_write(0x27, ACPI_CPU_CONTROL >> 8);
-
-	pmio_write(0x2A, 0);	/* AcpiSmiCmdLo */
-	pmio_write(0x2B, 0);	/* AcpiSmiCmdHi */
-
-	pmio_write(0x2C, ACPI_PMA_CNT_BLK & 0xFF);
-	pmio_write(0x2D, ACPI_PMA_CNT_BLK >> 8);
-
-	pmio_write(0x0E, 1<<3 | 0<<2); /* AcpiDecodeEnable, When set, SB uses
-					* the contents of the PM registers at
-					* index 20-2B to decode ACPI I/O address.
-					* AcpiSmiEn & SmiCmdEn*/
-	pmio_write(0x10, 1<<1 | 1<<3| 1<<5); /* RTC_En_En, TMR_En_En, GBL_EN_EN */
-	word = inl(ACPI_PM1_CNT_BLK);
-	word |= 1;
-	outl(word, ACPI_PM1_CNT_BLK);		  /* set SCI_EN */
-}
-
-/* RPR 2.28: Get SB ASIC Revision. */
-static u8 set_sb700_revision(void)
-{
-	pci_devfn_t dev;
-	u8 rev_id, enable_14Mhz, byte;
-	u8 rev = 0;
-
-	/* if (rev != 0) return rev; */
-
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4385), 0);
-
-	if (dev == PCI_DEV_INVALID) {
-		die("SMBUS controller not found\n");
-		/* NOT REACHED */
-	}
-	rev_id =  pci_read_config8(dev, 0x08);
-
-	if (rev_id == 0x39) {
-		enable_14Mhz = (pmio_read(0x53) >> 6) & 1;
-		if (enable_14Mhz == 0x0)
-			rev = 0x11;	/* A11 */
-		else if (enable_14Mhz == 0x1) {
-			/* This happens, if does, only once. So later if we need to get
-			 * the revision ID, we don't have to make such a big function.
-			 * We just get reg 0x8 in smbus dev. 0x39 is A11, 0x3A is A12. */
-			rev = 0x12;
-			byte = pci_read_config8(dev, 0x40);
-			byte |= 1 << 0;
-			pci_write_config8(dev, 0x40, byte);
-
-			pci_write_config8(dev, 0x08, 0x3A); /* Change 0x39 to 0x3A. */
-
-			byte &= ~(1 << 0);
-			pci_write_config8(dev, 0x40, byte);
-		}
-	} else if (rev_id == 0x3A) { /* A12 will be 0x3A after BIOS is initialized */
-		rev = 0x12;
-	} else if (rev_id == 0x3C) {
-		rev = 0x14;
-	} else if (rev_id == 0x3D) {
-		rev = 0x15;
-	} else
-		die("It is not SB700 or SB710\n");
-
-	return rev;
-}
-
-/***************************************
-* Legacy devices are mapped to LPC space.
-*	Serial port 0
-*	KBC Port
-*	ACPI Micro-controller port
-*	This function does not change port 0x80 decoding.
-*	Console output through any port besides 0x3f8 is unsupported.
-*	If you use FWH ROMs, you have to setup IDSEL.
-***************************************/
-void sb7xx_51xx_lpc_init(void)
-{
-	u8 reg8;
-	u32 reg32;
-	pci_devfn_t dev;
-
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4385), 0);	/* SMBUS controller */
-	/* NOTE: Set BootTimerDisable, otherwise it would keep rebooting!!
-	 * This bit has no meaning if debug strap is not enabled. So if the
-	 * board keeps rebooting and the code fails to reach here, we could
-	 * disable the debug strap first. */
-	reg32 = pci_read_config32(dev, 0x4C);
-	reg32 |= 1 << 31;
-	pci_write_config32(dev, 0x4C, reg32);
-
-	/* Enable lpc controller */
-	reg32 = pci_read_config32(dev, 0x64);
-	reg32 |= 1 << 20;
-	pci_write_config32(dev, 0x64, reg32);
-
-#if CONFIG(SOUTHBRIDGE_AMD_SUBTYPE_SP5100)
-	post_code(0x66);
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439d), 0);     /* LPC Controller */
-	reg8 = pci_read_config8(dev, 0xBB);
-	reg8 |= 1 << 2 | 1 << 3 | 1 << 6 | 1 << 7;
-	reg8 &= ~(1 << 1);
-	pci_write_config8(dev, 0xBB, reg8);
-#endif
-
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439d), 0);	/* LPC Controller */
-	/* Decode port 0x3f8-0x3ff (Serial 0) */
-	// XXX Serial port decode on LPC is hardcoded to 0x3f8
-	reg8 = pci_read_config8(dev, 0x44);
-	reg8 |= 1 << 6;
-#if CONFIG(SOUTHBRIDGE_AMD_SUBTYPE_SP5100)
-#if CONFIG_TTYS0_BASE == 0x2f8
-	reg8 |= 1 << 7;
-#endif
-#endif
-	pci_write_config8(dev, 0x44, reg8);
-
-	/* Decode port 0x60 & 0x64 (PS/2 keyboard) and port 0x62 & 0x66 (ACPI)*/
-	reg8 = pci_read_config8(dev, 0x47);
-	reg8 |= (1 << 5) | (1 << 6);
-	pci_write_config8(dev, 0x47, reg8);
-
-	/* Enable PrefetchEnSPIFromHost to speed up SPI flash read (does not affect LPC) */
-	reg8 = pci_read_config8(dev, 0xbb);
-	reg8 |= 1 << 0;
-	pci_write_config8(dev, 0xbb, reg8);
-
-	/* Super I/O, RTC */
-	reg8 = pci_read_config8(dev, 0x48);
-	/* Decode ports 0x2e-0x2f, 0x4e-0x4f (SuperI/O configuration) */
-	reg8 |= (1 << 1) | (1 << 0);
-	/* Decode port 0x70-0x73 (RTC) */
-	reg8 |= (1 << 6);
-	pci_write_config8(dev, 0x48, reg8);
-}
-
-void sb7xx_51xx_enable_wideio(u8 wio_index, u16 base)
-{
-	/* TODO: Now assume wio_index=0 */
-	pci_devfn_t dev;
-	u8 reg8;
-
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439d), 0);	/* LPC Controller */
-	pci_write_config32(dev, 0x64, base);
-	reg8 = pci_read_config8(dev, 0x48);
-	reg8 |= 1 << 2;
-	pci_write_config8(dev, 0x48, reg8);
-}
-
-void sb7xx_51xx_disable_wideio(u8 wio_index)
-{
-	/* TODO: Now assume wio_index=0 */
-	pci_devfn_t dev;
-	u8 reg8;
-
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439d), 0);	/* LPC Controller */
-	pci_write_config32(dev, 0x64, 0);
-	reg8 = pci_read_config8(dev, 0x48);
-	reg8 &= ~(1 << 2);
-	pci_write_config8(dev, 0x48, reg8);
-}
-
-/* what is its usage? */
-u32 get_sbdn(u32 bus)
-{
-	pci_devfn_t dev;
-
-	/* Find the device. */
-	dev = pci_locate_device_on_bus(PCI_ID(0x1002, 0x4385), bus);
-	return (dev >> 15) & 0x1f;
-}
-
-static u8 dual_core(void)
-{
-	return (pci_read_config32(PCI_DEV(0, 0x18, 3), 0xE8) & (0x3<<12)) != 0;
-}
-
-/*
- * RPR 2.4 C-state and VID/FID change for the K8 platform.
- */
-void enable_fid_change_on_sb(u32 sbbusn, u32 sbdn)
-{
-	u8 byte;
-	byte = pmio_read(0x9a);
-	byte &= ~0x34;
-	if (dual_core())
-		byte |= 0x34;
-	else
-		byte |= 0x04;
-	pmio_write(0x9a, byte);
-
-	byte = pmio_read(0x8f);
-	byte &= ~0x30;
-	byte |= 0x20;
-	pmio_write(0x8f, byte);
-
-	pmio_write(0x8b, 0x01);	/* TODO: if the HT Link is 200 MHz, it is 0x0A. It doesn't often happen. */
-	pmio_write(0x8a, 0x90);
-
-	pmio_write(0x88, 0x10);
-
-	byte = pmio_read(0x7c);
-	byte |= 0x03;
-	pmio_write(0x7c, byte);
-
-	/* Must be 0 for K8 platform. */
-	byte = pmio_read(0x68);
-	byte &= ~0x01;
-	pmio_write(0x68, byte);
-	/* Must be 0 for K8 platform. */
-	byte = pmio_read(0x8d);
-	byte &= ~(1<<6);
-	pmio_write(0x8d, byte);
-
-	byte = pmio_read(0x42);
-	byte &= ~0x04;
-	pmio_write(0x42, byte);
-
-	pmio_write(0x89, 0x10);
-
-	/* Toggle the LDT_STOP# during FID/VID Change, this bit is documented
-	   only in SB600!
-	   While here, enable C states too
-	*/
-	pmio_write(0x67, 0x6);
-}
-
-void sb7xx_51xx_pci_port80(void)
-{
-	u8 byte;
-	pci_devfn_t dev;
-
-	/* P2P Bridge */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4384), 0);
-
-	/* Chip Control: Enable subtractive decoding */
-	byte = pci_read_config8(dev, 0x40);
-	byte |= 1 << 5;
-	pci_write_config8(dev, 0x40, byte);
-
-	/* Misc Control: Enable subtractive decoding if 0x40 bit 5 is set */
-	byte = pci_read_config8(dev, 0x4B);
-	byte |= 1 << 7;
-	pci_write_config8(dev, 0x4B, byte);
-
-	/* The same IO Base and IO Limit here is meaningful because we set the
-	 * bridge to be subtractive. During early setup stage, we have to make
-	 * sure that data can go through port 0x80.
-	 */
-	/* IO Base: 0xf000 */
-	byte = pci_read_config8(dev, 0x1C);
-	byte |= 0xF << 4;
-	pci_write_config8(dev, 0x1C, byte);
-
-	/* IO Limit: 0xf000 */
-	byte = pci_read_config8(dev, 0x1D);
-	byte |= 0xF << 4;
-	pci_write_config8(dev, 0x1D, byte);
-
-	/* PCI Command: Enable IO response */
-	byte = pci_read_config8(dev, 0x04);
-	byte |= 1 << 0;
-	pci_write_config8(dev, 0x04, byte);
-
-	/* LPC controller */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439D), 0);
-
-	byte = pci_read_config8(dev, 0x4A);
-	byte &= ~(1 << 5);	/* disable lpc port 80 */
-	pci_write_config8(dev, 0x4A, byte);
-}
-
-void sb7xx_51xx_lpc_port80(void)
-{
-	u8 byte;
-	pci_devfn_t dev;
-	u32 reg32;
-
-	/* Enable LPC controller */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4385), 0);
-	reg32 = pci_read_config32(dev, 0x64);
-	reg32 |= 0x00100000;	/* lpcEnable */
-	pci_write_config32(dev, 0x64, reg32);
-
-	/* Enable port 80 LPC decode in pci function 3 configuration space. */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439d), 0);
-	byte = pci_read_config8(dev, 0x4a);
-	byte |= 1 << 5;		/* enable port 80 */
-	pci_write_config8(dev, 0x4a, byte);
-}
-
-/* sbDevicesPorInitTable */
-static void sb700_devices_por_init(void)
-{
-	pci_devfn_t dev;
-	u8 byte;
-	uint32_t dword;
-	uint8_t nvram;
-	uint8_t sata_ahci_mode;
-
-	sata_ahci_mode = 0;
-	if (get_option(&nvram, "sata_ahci_mode") == CB_SUCCESS)
-		sata_ahci_mode = !!nvram;
-
-	printk(BIOS_INFO, "sb700_devices_por_init()\n");
-	/* SMBus Device, BDF:0-20-0 */
-	printk(BIOS_INFO, "sb700_devices_por_init(): SMBus Device, BDF:0-20-0\n");
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4385), 0);
-
-	if (dev == PCI_DEV_INVALID) {
-		die("SMBUS controller not found\n");
-		/* NOT REACHED */
-	}
-	printk(BIOS_INFO, "SMBus controller enabled, sb revision is A%x\n",
-		    set_sb700_revision());
-
-	/* sbPorAtStartOfTblCfg */
-	/* Set A-Link bridge access address. This address is set at device 14h, function 0, register 0xf0.
-	 * This is an I/O address. The I/O address must be on 16-byte boundary.  */
-	pci_write_config32(dev, 0xf0, AB_INDX);
-
-	/* To enable AB/BIF DMA access, a specific register inside the BIF register space needs to be configured first. */
-	/* 4.3:Enables the SB700 to send transactions upstream over A-Link Express interface. */
-	axcfg_reg(0x04, 1 << 2, 1 << 2);
-	axindxc_reg(0x21, 0xff, 0);
-
-	/* 2.5:Enabling Non-Posted Memory Write for the K8 Platform */
-	axindxc_reg(0x10, 1 << 9, 1 << 9);
-	/* END of sbPorAtStartOfTblCfg */
-
-	/* sbDevicesPorInitTables */
-	/* set smbus iobase */
-	pci_write_config32(dev, 0x90, SMBUS_IO_BASE | 1);
-
-	/* enable smbus controller interface */
-	byte = pci_read_config8(dev, 0xd2);
-	byte |= (1 << 0);
-	pci_write_config8(dev, 0xd2, byte);
-
-	/* set auxiliary smbus iobase and enable controller */
-	pci_write_config32(dev, 0x58, SMBUS_AUX_IO_BASE | 1);
-
-	if (inb(SMBUS_IO_BASE) == 0xff)
-		printk(BIOS_INFO, "%s: Primary SMBUS controller I/O not found\n", __func__);
-
-	if (inb(SMBUS_AUX_IO_BASE) == 0xff) {
-		printk(BIOS_INFO, "%s: Secondary SMBUS controller I/O not found\n", __func__);
-	}
-	else {
-		if (CONFIG(SOUTHBRIDGE_AMD_SUBTYPE_SP5100)) {
-			/* Disable legacy sensor support / reset ASF Slave state machine per RPR 2.27 step 3 */
-			outb(0x40, SMBUS_AUX_IO_BASE + SMBSLVMISC);
-		}
-	}
-
-	/* KB2RstEnable */
-	pci_write_config8(dev, 0x40, 0x44);
-
-	/* Enable ISA Address 0-960K decoding */
-	pci_write_config8(dev, 0x48, 0x0f);
-
-	/* Enable ISA  Address 0xC0000-0xDFFFF decode */
-	pci_write_config8(dev, 0x49, 0xff);
-
-	/* Enable decode cycles to IO C50, C51, C52 GPM controls. */
-	byte = pci_read_config8(dev, 0x41);
-	byte &= 0x80;
-	byte |= 0x33;
-	pci_write_config8(dev, 0x41, byte);
-
-	/* Legacy DMA Prefetch Enhancement, CIM masked it. */
-	/* pci_write_config8(dev, 0x43, 0x1); */
-
-	/* Enable DMA verify bugfix */
-	byte = pci_read_config8(dev, 0x67);
-	byte |= 0x1 << 1;
-	pci_write_config8(dev, 0x67, byte);
-
-	/* Disabling Legacy USB Fast SMI# */
-	byte = pci_read_config8(dev, 0x62);
-	byte |= 0x24;
-	pci_write_config8(dev, 0x62, byte);
-
-	/* Configure HPET Counter CLK period */
-	byte = pci_read_config8(dev, 0x43);
-	byte &= 0xF7;						/* Unhide HPET regs */
-	pci_write_config8(dev, 0x43, byte);
-	pci_write_config32(dev, 0x34, 0x0429b17e);		/* Counter CLK period */
-	byte |= 0x08;						/* Hide HPET regs */
-	pci_write_config8(dev, 0x43, byte);
-
-	/* Features Enable */
-	pci_write_config32(dev, 0x64, 0x829E79BF); /* bit10: Enables the HPET interrupt. */
-
-	/* SerialIrq Control */
-	pci_write_config8(dev, 0x69, 0x90);
-
-	/* Test Mode, PCIB_SReset_En Mask is set. */
-	pci_write_config8(dev, 0x6c, 0x20);
-
-	/* IO Address Enable, CIM set 0x78 only and masked 0x79. */
-	/*pci_write_config8(dev, 0x79, 0x4F); */
-	pci_write_config8(dev, 0x78, 0xFF);
-
-	if (CONFIG(SOUTHBRIDGE_AMD_SB700_DISABLE_ISA_DMA)) {
-		printk(BIOS_DEBUG, "%s: Disabling ISA DMA support\n", __func__);
-		/* Disable LPC ISA DMA Capability */
-		byte = pci_read_config8(dev, 0x78);
-		byte &= ~(1 << 0);
-		pci_write_config8(dev, 0x78, byte);
-	}
-
-	/* Set smbus iospace enable, I don't know why write 0x04 into reg5 that is reserved */
-	pci_write_config16(dev, 0x4, 0x0407);
-
-	/* clear any lingering errors, so the transaction will run */
-	outb(inb(SMBUS_IO_BASE + SMBHSTSTAT), SMBUS_IO_BASE + SMBHSTSTAT);
-
-	/* IDE Device, BDF:0-20-1 */
-	printk(BIOS_INFO, "sb700_devices_por_init(): IDE Device, BDF:0-20-1\n");
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439C), 0);
-	/* Disable prefetch */
-	byte = pci_read_config8(dev, 0x63);
-	byte |= 0x1;
-	pci_write_config8(dev, 0x63, byte);
-
-	/* LPC Device, BDF:0-20-3 */
-	printk(BIOS_INFO, "sb700_devices_por_init(): LPC Device, BDF:0-20-3\n");
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439D), 0);
-	if (!CONFIG(SOUTHBRIDGE_AMD_SB700_DISABLE_ISA_DMA)) {
-		/* DMA enable */
-		pci_write_config8(dev, 0x40, 0x04);
-	}
-
-	/* IO Port Decode Enable */
-	pci_write_config8(dev, 0x44, 0xFF);
-	pci_write_config8(dev, 0x45, 0xFF);
-	pci_write_config8(dev, 0x46, 0xC3);
-	pci_write_config8(dev, 0x47, 0xFF);
-
-	// TODO: This has already been done(?)
-	/* IO/Mem Port Decode Enable, I don't know why CIM disable some ports.
-	 *  Disable LPC TimeOut counter, enable SuperIO Configuration Port (2e/2f),
-	 * Alternate Super I/O Configuration Port (4e/4f), Wide Generic IO Port (64/65). */
-	byte = pci_read_config8(dev, 0x48);
-	byte |= (1 << 1) | (1 << 0);	/* enable Super IO config port 2e-2h, 4e-4f */
-	byte |= 1 << 6;		/* enable for RTC I/O range */
-	pci_write_config8(dev, 0x48, byte);
-	pci_write_config8(dev, 0x49, 0xFF);
-	/* Enable 0x480-0x4bf, 0x4700-0x470B */
-	byte = pci_read_config8(dev, 0x4A);
-	byte |= ((1 << 1) + (1 << 6));	/*0x42, save the configuration for port 0x80. */
-	pci_write_config8(dev, 0x4A, byte);
-
-	/* Enable Tpm12_en and Tpm_legacy. I don't know what is its usage and copied from CIM. */
-	pci_write_config8(dev, 0x7C, 0x05);
-
-	/* P2P Bridge, BDF:0-20-4, the configuration of the registers in this dev are copied from CIM,
-	 */
-	printk(BIOS_INFO, "sb700_devices_por_init(): P2P Bridge, BDF:0-20-4\n");
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4384), 0);
-
-	/* Arbiter enable. */
-	pci_write_config8(dev, 0x43, 0xff);
-
-	/* Set PCDMA request into height priority list. */
-	/* pci_write_config8(dev, 0x49, 0x1); */
-
-	pci_write_config8(dev, 0x40, 0x26);
-
-	pci_write_config8(dev, 0x0d, 0x40);
-	pci_write_config8(dev, 0x1b, 0x40);
-	/* Enable PCIB_DUAL_EN_UP will fix potential problem with PCI cards. */
-	pci_write_config8(dev, 0x50, 0x01);
-
-	if (!sata_ahci_mode){
-#if CONFIG(SOUTHBRIDGE_AMD_SUBTYPE_SP5100)
-		/* SP5100 default SATA mode is RAID5 MODE */
-		dev = pci_locate_device(PCI_ID(0x1002, 0x4392), 0);
-
-		if (dev != PCI_DEV_INVALID) {
-			/* Set SATA Operation Mode, Set to IDE mode */
-			byte = pci_read_config8(dev, 0x40);
-			byte |= (1 << 0);
-			pci_write_config8(dev, 0x40, byte);
-
-			dword = 0x01018f00;
-			pci_write_config32(dev, 0x8, dword);
-
-			/* set SATA Device ID writable */
-			dword = pci_read_config32(dev, 0x40);
-			dword &= ~(1 << 24);
-			pci_write_config32(dev, 0x40, dword);
-
-			/* set Device ID consistent with IDE emulation mode configuration */
-			pci_write_config32(dev, 0x0, 0x43901002);
-		}
-#endif
-	}
-
-	/* rpr v2.13 4.17 Reset CPU on Sync Flood */
-	abcfg_reg(0x10050, 1 << 2, 1 << 2);
-
-	/* SATA Device, BDF:0-17-0, Non-Raid-5 SATA controller */
-	printk(BIOS_INFO, "sb700_devices_por_init(): SATA Device, BDF:0-17-0\n");
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4390), 0);
-
-	if (sata_ahci_mode) {
-		/* Switch to AHCI mode (AMD inbox) */
-		dword = pci_read_config32(dev, 0x40);
-		dword |= (0x1 << 24);		/* Lock Flash Device ID = 1 */
-		pci_write_config32(dev, 0x40, dword);
-
-		/* Deactivate Sub-Class Code write protection */
-		byte = pci_read_config8(dev, 0x40);
-		byte |= (1 << 0);
-		pci_write_config8(dev, 0x40, byte);
-
-		dword = pci_read_config32(dev, 0x08);
-		dword &= ~(0xff << 16);		/* Sub-Class Code = 0x6 */
-		dword |= (0x6 << 16);
-		dword &= ~(0xff << 8);		/* Operating Mode Selection = 0x1 */
-		dword |= (0x1 << 8);
-		pci_write_config32(dev, 0x08, dword);
-	}
-
-	/* PHY Global Control */
-	pci_write_config16(dev, 0x86, 0x2C00);
-}
-
-/* sbPmioPorInitTable, Pre-initializing PMIO register space
-* The power management (PM) block is resident in the PCI/LPC/ISA bridge.
-* The PM regs are accessed via IO mapped regs 0xcd6 and 0xcd7.
-* The index address is first programmed into IO reg 0xcd6.
-* Read or write values are accessed through IO reg 0xcd7.
-*/
-static void sb700_pmio_por_init(void)
-{
-	u8 byte;
-	uint8_t enable_c_states;
-
-	enable_c_states = 0;
-#if CONFIG(HAVE_ACPI_TABLES)
-	if (get_option(&byte, "cpu_c_states") == CB_SUCCESS)
-		enable_c_states = !!byte;
-#endif
-
-	printk(BIOS_INFO, "sb700_pmio_por_init()\n");
-	/* K8KbRstEn, KB_RST# control for K8 system. */
-	byte = pmio_read(0x66);
-	byte |= 0x20;
-	pmio_write(0x66, byte);
-
-	if (CONFIG(SOUTHBRIDGE_AMD_SUBTYPE_SP5100)) {
-		/* RPR 2.11 Sx State Settings */
-		byte = pmio_read(0x65);
-		byte &= ~(1 << 7);		/* SpecialFunc = 0 */
-		pmio_write(0x65, byte);
-
-		byte = pmio_read(0x68);
-		byte |= 1 << 2;			/* MaskApicEn = 1 */
-		pmio_write(0x68, byte);
-	} else {
-		/* RPR2.31 PM_TURN_OFF_MSG during ASF Shutdown. */
-		if (get_sb700_revision(pci_locate_device(PCI_ID(0x1002, 0x4385), 0)) <= 0x12) {
-			byte = pmio_read(0x65);
-			byte &= ~(1 << 7);
-			pmio_write(0x65, byte);
-
-			byte = pmio_read(0x75);
-			byte &= 0xc0;
-			byte |= 0x05;
-			pmio_write(0x75, byte);
-
-			byte = pmio_read(0x52);
-			byte &= 0xc0;
-			byte |= 0x08;
-			pmio_write(0x52, byte);
-		} else {
-			byte = pmio_read(0xD7);
-			byte |= 1 << 0;
-			pmio_write(0xD7, byte);
-
-			byte = pmio_read(0x65);
-			byte |= 1 << 7;
-			pmio_write(0x65, byte);
-
-			byte = pmio_read(0x75);
-			byte &= 0xc0;
-			byte |= 0x01;
-			pmio_write(0x75, byte);
-
-			byte = pmio_read(0x52);
-			byte &= 0xc0;
-			byte |= 0x02;
-			pmio_write(0x52, byte);
-		}
-	}
-
-	/* Watch Dog Timer Control
-	 * Set watchdog time base to 0xfec000f0 to avoid SCSI card boot failure.
-	 * But I don't find WDT is enabled in SMBUS 0x41 bit3 in CIM.
-	 */
-	pmio_write(0x6c, 0xf0);
-	pmio_write(0x6d, 0x00);
-	pmio_write(0x6e, 0xc0);
-	pmio_write(0x6f, 0xfe);
-
-	/* rpr2.15: Enabling Spread Spectrum */
-	byte = pmio_read(0x42);
-	byte |= 1 << 7;
-	pmio_write(0x42, byte);
-	/* TODO: Check if it is necessary. IDE reset */
-	byte = pmio_read(0xB2);
-	byte |= 1 << 0;
-	pmio_write(0xB2, byte);
-
-	/* Set up IOAPIC and BM_STS monitoring */
-	byte = pmio_read(0x61);
-	if (enable_c_states)
-		byte |= 0x4;
-	else
-		byte &= ~0x04;
-	pmio_write(0x61, byte);
-
-	/* NOTE: Enabling automatic C1e state switch caused failures when initializing processors */
-
-	/* Enable precision HPET clock and automatic C state switch */
-	byte = pmio_read(0xbb);
-	byte |= 0xc0;
-	pmio_write(0xbb, byte);
-
-#if CONFIG(SOUTHBRIDGE_AMD_SUBTYPE_SP5100)
-	/* RPR 2.26 Alter CPU reset timing */
-	byte = pmio_read(0xb2);
-	byte |= 0x1 << 2;	/* Enable CPU reset timing option */
-	pmio_write(0xb2, byte);
-
-	/* Work around system clock drift issues */
-	byte = pmio_read(0xd4);
-	byte |= 0x1 << 6;	/* Enable alternate 14MHz clock source */
-	byte |= 0x1 << 7;	/* Disable 25MHz oscillator buffer */
-	pmio_write(0xd4, byte);
-#endif
-}
-
-/*
-* Add any south bridge setting.
-*/
-static void sb700_pci_cfg(void)
-{
-	pci_devfn_t dev;
-	u8 byte;
-	uint8_t acpi_s1_supported = 1;
-
-	/* SMBus Device, BDF:0-20-0 */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4385), 0);
-
-	/* Enable watchdog timer decode */
-	byte = pci_read_config8(dev, 0x41);
-	byte |= (1 << 3);
-	pci_write_config8(dev, 0x41, byte);
-
-	/* Set to 1 to reset USB on the software (such as IO-64 or IO-CF9 cycles)
-	 * generated PCIRST#. */
-	byte = pmio_read(0x65);
-	byte |= (1 << 4);
-	pmio_write(0x65, byte);
-
-	/* IDE Device, BDF:0-20-1 */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439C), 0);
-	/* Enable IDE Explicit prefetch, 0x63[0] clear */
-	byte = pci_read_config8(dev, 0x63);
-	byte &= 0xfe;
-	pci_write_config8(dev, 0x63, byte);
-
-	/* LPC Device, BDF:0-20-3 */
-	/* The code below is ported from old chipset. It is not
-	 * mentioned in RPR. But I keep them. The registers and the
-	 * comments are compatible. */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x439D), 0);
-	if (!CONFIG(SOUTHBRIDGE_AMD_SB700_DISABLE_ISA_DMA)) {
-		/* Enabling LPC DMA function. */
-		byte = pci_read_config8(dev, 0x40);
-		byte |= (1 << 2);
-		pci_write_config8(dev, 0x40, byte);
-	}
-	/* Disabling LPC TimeOut. 0x48[7] clear. */
-	byte = pci_read_config8(dev, 0x48);
-	byte &= 0x7f;
-	pci_write_config8(dev, 0x48, byte);
-	/* Disabling LPC MSI Capability, 0x78[1] clear. */
-	byte = pci_read_config8(dev, 0x78);
-	byte &= 0xfd;
-	pci_write_config8(dev, 0x78, byte);
-
-	/* SATA Device, BDF:0-17-0, Non-Raid-5 SATA controller */
-	dev = pci_locate_device(PCI_ID(0x1002, 0x4390), 0);
-	if (dev == PCI_DEV_INVALID)
-		dev = pci_locate_device(PCI_ID(0x1002, 0x4391), 0);
-	if (dev == PCI_DEV_INVALID)
-		dev = pci_locate_device(PCI_ID(0x1002, 0x4394), 0);
-
-	/* rpr7.12 SATA MSI and D3 Power State Capability. */
-	byte = pci_read_config8(dev, 0x40);
-	byte |= 1 << 0;
-	pci_write_config8(dev, 0x40, byte);
-	if (acpi_s1_supported)
-		pci_write_config8(dev, 0x34, 0x70);	/* Hide D3 power state and MSI capabilities */
-	else
-		pci_write_config8(dev, 0x61, 0x70);	/* Hide MSI capability */
-	byte &= ~(1 << 0);
-	pci_write_config8(dev, 0x40, byte);
-}
-
-/*
-*/
-static void sb700_por_init(void)
-{
-	/* sbDevicesPorInitTable + sbK8PorInitTable */
-	sb700_devices_por_init();
-
-	/* sbPmioPorInitTable + sbK8PmioPorInitTable */
-	sb700_pmio_por_init();
-}
-
-uint16_t sb7xx_51xx_decode_last_reset(void) {
-	uint16_t reset_status = 0;
-	reset_status |= pmio_read(0x44);
-	reset_status |= (pmio_read(0x45) << 8);
-	printk(BIOS_INFO, "sb700 reset flags: %04x\n", reset_status);
-	if (reset_status & (0x1 << 10))
-		printk(BIOS_WARNING, "WARNING: Last reset was caused by fatal error / sync flood!\n");
-
-	return reset_status;
-}
-
-/*
-* It should be called during early POST after memory detection and BIOS shadowing but before PCI bus enumeration.
-*/
-void sb7xx_51xx_before_pci_init(void)
-{
-	sb700_pci_cfg();
-}
-
-/*
-* This function should be called after enable_sb700_smbus().
-*/
-void sb7xx_51xx_early_setup(void)
-{
-	printk(BIOS_INFO, "sb700_early_setup()\n");
-	sb700_por_init();
-	sb700_acpi_init();
-}
-
-int s3_save_nvram_early(u32 dword, int size, int  nvram_pos)
-{
-	int i;
-	printk(BIOS_DEBUG, "Writing %x of size %d to nvram pos: %d\n", dword, size, nvram_pos);
-
-	for (i = 0; i < size; i++) {
-		outb(nvram_pos, BIOSRAM_INDEX);
-		outb((dword >> (8 * i)) & 0xff, BIOSRAM_DATA);
-		nvram_pos++;
-	}
-
-	return nvram_pos;
-}
-
-int s3_load_nvram_early(int size, u32 *old_dword, int nvram_pos)
-{
-	u32 data = *old_dword;
-	int i;
-	for (i = 0; i < size; i++) {
-		outb(nvram_pos, BIOSRAM_INDEX);
-		data &= ~(0xff << (i * 8));
-		data |= inb(BIOSRAM_DATA) << (i *8);
-		nvram_pos++;
-	}
-	*old_dword = data;
-	printk(BIOS_DEBUG, "Loading %x of size %d to nvram pos:%d\n", *old_dword, size,
-		nvram_pos-size);
-	return nvram_pos;
-}
-
-void set_lpc_sticky_ctl(bool enable)
-{
-	uint8_t byte;
-
-	byte = pmio_read(0xbb);
-	if (enable)
-		byte |= 0x20;
-	else
-		byte &= ~0x20;
-	pmio_write(0xbb, byte);
-}
-
-#endif