summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/pi
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2024-02-20 09:36:59 -0600
committerMatt DeVillier <matt.devillier@gmail.com>2024-02-22 22:19:35 +0000
commit4f1ba69b3c0d3ac8501b713642b11c811c09024c (patch)
tree54bc87076331a30ac5d9fb4448715042d9d8c327 /src/southbridge/amd/pi
parentb6d16fb3fa777a7ba22a12fbd5873f272fd5d81d (diff)
soc/intel/common/lpc: Skip setting resources for disabled devices
If a downstream LPC device (eg, SIO function) is disabled, we shouldn't attempt to open PMIO windows for it, as those functions often have unset IO bases (which default to 0), resulting in false errors like: [ERROR] LPC IO decode base 0! TEST=build/boot purism/librem_cnl (Mini v2), verify no LPC IO errors in cbmem log for disabled SIO functions. Change-Id: I92c79fc01be21466976f3056242f6d1824878eab Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80646 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/amd/pi')
0 files changed, 0 insertions, 0 deletions