summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cimx/sb900
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-02 16:41:43 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-26 10:05:48 +0000
commit63fac81fc80d701a785ed61a3b5738ea0a821169 (patch)
tree7b50798c95fc1e3ec309351157197784e04131f8 /src/southbridge/amd/cimx/sb900
parent8bf978c2aa92aa194d74e6588344f579de5828de (diff)
AGESA: Implement POSTCAR_STAGE
Move all boards that have moved away from AGESA_LEGACY_WRAPPER or BINARYPI_LEGACY_WRAPPER to use POSTCAR_STAGE. We use POSTCAR_STAGE as a conditional in CAR teardown to tell our MTRR setup is prepared such that invalidation without writeback is a valid operation. Change-Id: I3f4e2170054bdb84c72d2f7c956f8d51a6d7f0ca Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/21384 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/southbridge/amd/cimx/sb900')
-rw-r--r--src/southbridge/amd/cimx/sb900/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/southbridge/amd/cimx/sb900/Makefile.inc b/src/southbridge/amd/cimx/sb900/Makefile.inc
index b09180cfa7..ff9ada66fb 100644
--- a/src/southbridge/amd/cimx/sb900/Makefile.inc
+++ b/src/southbridge/amd/cimx/sb900/Makefile.inc
@@ -22,6 +22,8 @@ romstage-y += smbus.c smbus_spd.c
romstage-y += reset.c
romstage-y += ramtop.c
+postcar-y += ramtop.c
+
ramstage-y += cfg.c
ramstage-y += early.c
ramstage-y += late.c