diff options
author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2014-06-19 16:51:54 +0300 |
---|---|---|
committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2014-07-03 09:46:15 +0200 |
commit | adf3d6ff52eb674267eacbf37f811c7144e857b3 (patch) | |
tree | 72dea3e6d005e8f438951e431659dc96e7e03a93 /src/southbridge/amd/amd8131-disable/bridge.c | |
parent | 23b4f0c7344c199d5adb0aece8d3ca9a624f4a34 (diff) |
AGESA: Clean separation of SPI flash
To be precise, wakeup from S3 does not involve SPI writing, while
preparing for it on cold power-ons currently does.
For S3DataTypeMtrr storage is changed such that the first 4 bytes
is the length of data stored like with the other two S3DataType.
Change-Id: Id920650474530d4191075da4ef70daa66c904c5b
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/6085
Tested-by: build bot (Jenkins)
Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Reviewed-by: Dave Frodin <dave.frodin@se-eng.com>
Diffstat (limited to 'src/southbridge/amd/amd8131-disable/bridge.c')
0 files changed, 0 insertions, 0 deletions