diff options
| author | Yinghai Lu <yinghailu@gmail.com> | 2006-01-06 01:56:25 +0000 |
|---|---|---|
| committer | Yinghai Lu <yinghailu@gmail.com> | 2006-01-06 01:56:25 +0000 |
| commit | eef3f955c492f845e8511fa3fcd62c03c33d5e8f (patch) | |
| tree | 85a2915fcfd60a70ff80e4e614719dae69490b88 /src/southbridge/amd/amd8111 | |
| parent | b8170f729966587912be024df58db9bdbee9ea49 (diff) | |
enable bsp apic id lifting regarding ioapic setup
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2157 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/amd/amd8111')
| -rw-r--r-- | src/southbridge/amd/amd8111/amd8111_lpc.c | 10 |
1 files changed, 7 insertions, 3 deletions
diff --git a/src/southbridge/amd/amd8111/amd8111_lpc.c b/src/southbridge/amd/amd8111/amd8111_lpc.c index 49246d93d4..1850d51185 100644 --- a/src/southbridge/amd/amd8111/amd8111_lpc.c +++ b/src/southbridge/amd/amd8111/amd8111_lpc.c @@ -1,5 +1,6 @@ /* * (C) 2003 Linux Networx, SuSE Linux AG + * 2006.1 yhlu add dest apicid for IRQ0 */ #include <console/console.h> #include <device/device.h> @@ -8,6 +9,7 @@ #include <device/pci_ops.h> #include <pc80/mc146818rtc.h> #include <pc80/isa-dma.h> +#include <cpu/x86/lapic.h> #include "amd8111.h" #define NMI_OFF 0 @@ -71,6 +73,8 @@ static void setup_ioapic(void) l = (unsigned long *) ioapic_base; + ioapicregvalues[0].value_high = lapicid()<<(56-32); + for (i = 0; i < sizeof(ioapicregvalues) / sizeof(ioapicregvalues[0]); i++, a++) { l[0] = (a->reg * 2) + 0x10; @@ -93,14 +97,14 @@ static void enable_hpet(struct device *dev) unsigned long hpet_address; pci_write_config32(dev,0xa0, 0xfed00001); - hpet_address=pci_read_config32(dev,0xa0)& 0xfffffffe; + hpet_address = pci_read_config32(dev,0xa0)& 0xfffffffe; printk_debug("enabling HPET @0x%x\n", hpet_address); + } static void lpc_init(struct device *dev) { uint8_t byte; - int pwr_on=-1; int nmi_option; /* IO APIC initialization */ @@ -115,7 +119,7 @@ static void lpc_init(struct device *dev) /* Enable 5Mib Rom window */ byte = pci_read_config8(dev, 0x43); - byte |= 0xC0; + byte |= 0xc0; pci_write_config8(dev, 0x43, byte); /* Enable Port 92 fast reset */ |